US5598188A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory architecture for reformatting and storing display data in standard TV and HDTV systems
Assignee: Texas Instruments Inc
•
Filing: 1995-06-07
•
Granted: 1997-01-28
•
Expires: 2015-06-07
Abstract
Abstract A data reformatter/frame memory (112) for efficiently orthogonally reordering a digital data stream. The disclosed reformatter/frame memory (112) is typically used in conjunction with a display device (124) for displaying the digital data, and a display controller (132) for coordinating the transfer of data between the reformatter/frame memory (112) and the display device (124). According to one embodiment, a data reformatter for a video display system includes at least one reformatter memory plane (60). The memory plane (60) comprises an input bus, an m×n array of memory cells (80) in communication with the input bus, and an m-bit-wide output bus. The array of memory cells (80) receives and stores m n-bit-wide input data words and outputs n m-bit-wide output data words. Each of the m-bit-wide output data words is comprised of one bit from each of the m n-bit-wide input data words.
Inventors
- 👤 Robert J. Gove
- 👤 Keiichiroh Abe
- 👤 Sohichiroh Kamei
- 👤 Donald B. Doherty
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 05:54
CPC Classifications
H; H04; H04N; H04N7/00; H04N7/015; H04N5/00; H04N5/74; H04N5/7416; H04N5/7458; G; G09; G09G; G09G3/00; G09G3/20; G09G3/2007; G09G3/2018; G09G3/2022; G09G3/2092; H04N1/00; H04N1/04; H04N1/19; H04N1/191; H04N1/192; H04N1/193; H04N1/1934
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
151 words
A method of processing video data, said method comprising the steps of: selecting a memory plane in a first half of a reformatter memory, said reformatter memory comprising said first half and a second half, each of said first and said second halves comprised of multiple memory planes, each memory plane comprising m memory locations, each of said memory locations capable of holding an n-bit input data word; writing up to m n-bit input data words into said selected memory plane; repeating said selecting and writing steps until all of said memory planes in said first half of said reformatter memory have been written to; and reading n m-bit output data words from each of said memory planes in said first half of said reformatter memory, each of said m-bit output data words comprising one bit from each of said m n-bit input data words written into said selected memory plane.
Claim 2
Independent Claim
151 words
A method of processing video data, said method comprising the steps of: selecting a memory plane in a first half of a reformatter memory, said reformatter memory comprising said first half and a second half, each of said first and said second halves comprised of multiple memory planes, each memory plane comprising m memory locations, each of said memory locations capable of holding an n-bit input data word; writing up to m n-bit input data words into said selected memory plane; repeating said selecting and writing steps until all of said memory planes in said first half of said reformatter memory have been written to; and reading n m-bit output data words from each of said memory planes in said first half of said reformatter memory, each of said m-bit output data words comprising one bit from each of said m n-bit input data words written into said selected memory plane.
Claim 3
Dependent Claim
34 words
The method of claim 1 further comprising the steps of: writing said n m-bit output data words into a frame memory; and reading said n m-bit output data words out of said frame memory.
Claim 4
Dependent Claim
86 words
The method of claim 1 said step of reading n m-bit output data words comprising: reading n m-bit output data words out of said reformatter memory, said output data words comprising one bit from each of said input data words, wherein the most significant bit of said output data word is from the first said input data word written to said reformatter memory, and the least significant bit of said output data word is from the last said input data word written to said reformatter memory.
Claim 5
Dependent Claim
86 words
The method of claim 1 said step of reading n m-bit output data words comprising: reading n m-bit output data words out of said reformatter memory, said output data words comprising one bit from each of said input data words, wherein the most significant bit of said output data word is from the last said input data word written to said reformatter memory, and the least significant bit of said output data word is from the first said input data word written to said reformatter memory.
Claim 6
Dependent Claim
27 words
The method of claim 2 further comprising the step of converting said m-bit output data words read out of said frame memory from parallel to serial format.
Claim 7
Dependent Claim
125 words
The method of claim 1 further comprising the steps of: selecting a memory plane in said second half of a reformatter memory; writing up to m n-bit input data words into said selected memory plane in said second half of said reformatter memory; repeating said selecting and writing steps to said memory plane in said second half of said reformatter memory until all of said memory planes in said second half of said reformatter memory have been written to; and reading n m-bit output data words from each of said memory planes in said second half of said reformatter memory, each of said m-bit output data words comprising one bit from each of said m n-bit input data words written into said selected memory plane.
Claim 8
Dependent Claim
41 words
The method of claim 6 where said selecting and writing steps are performed to memory planes in said second half of said reformatter memory while said reading step is performed to memory planes in said first half of said reformatter memory.
References Cited (Backward Citations)
US4335393A
Cited
US4758884A
Cited
US4819068A
Cited
US4897799A
Cited
US5126962A
Cited
US5227875A
Cited
EP0507270A1
Cited
EP0530759A2
Cited
US5255100A
Cited
US5307056A
Cited
EP0550887A1
Cited
EP0655723A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-01-28 | 2000-07-29 | 2001-01-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-01-28 | 2004-07-29 | 2005-01-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-01-28 | 2008-07-29 | 2009-01-28 | $7700.00 | Window Closed / Lapsed |