US5598122A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Voltage reference circuit having a threshold voltage shift
Assignee: STMicroelectronics lnc USA
•
Filing: 1994-12-20
•
Granted: 1997-01-28
•
Expires: 2014-12-20
Abstract
Abstract An output driver circuit for an integrated circuit is disclosed, where the output driver drives an output terminal with a high logic level having a voltage limited from the power supply voltage of the integrated circuit. The limited voltage is provided by applying a limited output high voltage to an output buffer, such that the drive signal applied to the gate of the pull-up transistor in the output driver is limited by the limited output high voltage applied to the output buffer. A voltage reference and regulator circuit for generating the limited output high voltage is also disclosed, and is based on a current mirror. The sum of the current in the current mirror is controlled by a bias current source, which may be dynamically controlled within the operating cycle or programmed by way of fuses. An offset compensating current source adds current into the reference leg of the current mirror to eliminate the development of an offset voltage in the current mirror, and the limited output high voltage is shifted by the threshold voltage of the pull-up drive transistor by way of a threshold shift circuit.
Inventors
- 👤 David C. McClure
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 22:22
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/0175; H03K19/0185; H03K19/018507; H03K19/018521; G; G05; G05F; G05F3/00; G05F3/02; G05F3/08; G05F3/10; G05F3/16; G05F3/20; G05F3/26; G05F3/262
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
214 words
A voltage reference circuit, comprising: a first reference transistor, having a source/drain path connected on a first end to a power supply voltage, and having a gate connected to a drain end of its source/drain path; a second reference transistor having a source/drain path connected between a second end of the first reference transistor and a common node, and having a gate for receiving a reference voltage; a first mirror transistor, having a source/drain path connected between the power supply voltage and an output node, and having a gate connected to the gate of the first reference transistor; a second mirror transistor, having a source/drain path connected between the output node and the common node, and having a gate; a bias current source, coupled to the common node, for conducting a current including the sum of the currents in the second reference transistor and the second mirror transistor; and a threshold voltage shift device, having a source/drain path connected between the gate of the second mirror transistor and the output node, and having a gate connected to its drain, wherein the threshold voltage shift device is constructed having a size that is closely matched to a size of an output driver device and wherein the output node is coupled to the output driver device.
Claim 2
Dependent Claim
214 words
A voltage reference circuit, comprising: a first reference transistor, having a source/drain path connected on a first end to a power supply voltage, and having a gate connected to a drain end of its source/drain path; a second reference transistor having a source/drain path connected between a second end of the first reference transistor and a common node, and having a gate for receiving a reference voltage; a first mirror transistor, having a source/drain path connected between the power supply voltage and an output node, and having a gate connected to the gate of the first reference transistor; a second mirror transistor, having a source/drain path connected between the output node and the common node, and having a gate; a bias current source, coupled to the common node, for conducting a current including the sum of the currents in the second reference transistor and the second mirror transistor; and a threshold voltage shift device, having a source/drain path connected between the gate of the second mirror transistor and the output node, and having a gate connected to its drain, wherein the threshold voltage shift device is constructed having a size that is closely matched to a size of an output driver device and wherein the output node is coupled to the output driver device.
Claim 3
Dependent Claim
19 words
The voltage reference circuit of claim 1, wherein the threshold voltage shift device is an n-channel field effect transistor.
Claim 4
Dependent Claim
36 words
The voltage reference circuit of claim 2, wherein the threshold voltage shift device has its drain and gate connected to the output node, and has its source connected to the gate of the second mirror transistor.
Claim 5
Dependent Claim
21 words
The voltage reference circuit of claim 3, wherein the body node of the threshold voltage shift device is connected to ground.
Claim 6
Dependent Claim
22 words
The voltage reference circuit of claim 3, wherein the body node of the threshold voltage shift device is connected to its source.
Claim 7
Dependent Claim
22 words
The voltage reference circuit of claim 1, wherein the first mirror transistor and the first reference transistor are p-channel field effect transistors.
Claim 8
Dependent Claim
22 words
The voltage reference circuit of claim 6, wherein the second mirror transistor and the second reference transistor are n-channel field effect transistors.
Claim 9
Dependent Claim
26 words
The voltage reference circuit of claim 1, further comprising: a voltage divider, for generating the reference voltage applied to the gate of the second reference transistor.
Claim 10
Dependent Claim
214 words
A voltage reference circuit, comprising: a first reference transistor, having a source/drain path connected on a first end to a power supply voltage, and having a gate connected to a drain end of its source/drain path; a second reference transistor having a source/drain path connected between a second end of the first reference transistor and a common node, and having a gate for receiving a reference voltage; a first mirror transistor, having a source/drain path connected between the power supply voltage and an output node, and having a gate connected to the gate of the first reference transistor; a second mirror transistor, having a source/drain path connected between the output node and the common node, and having a gate; a bias current source, coupled to the common node, for conducting a current including the sum of the currents in the second reference transistor and the second mirror transistor; a threshold voltage shift device, having a source/drain path connected between the gate of the second mirror transistor and the output node, and having a gate connected to its drain; and a bias transistor, having a conduction path connected to the source/drain path of the threshold voltage shift device, and having a control electrode biased so that the conduction path of the bias transistor is conductive.
Claim 11
Dependent Claim
214 words
A voltage reference circuit, comprising: a first reference transistor, having a source/drain path connected on a first end to a power supply voltage, and having a gate connected to a drain end of its source/drain path; a second reference transistor having a source/drain path connected between a second end of the first reference transistor and a common node, and having a gate for receiving a reference voltage; a first mirror transistor, having a source/drain path connected between the power supply voltage and an output node, and having a gate connected to the gate of the first reference transistor; a second mirror transistor, having a source/drain path connected between the output node and the common node, and having a gate; a bias current source, coupled to the common node, for conducting a current including the sum of the currents in the second reference transistor and the second mirror transistor; a threshold voltage shift device, having a source/drain path connected between the gate of the second mirror transistor and the output node, and having a gate connected to its drain; and a bias transistor, having a conduction path connected to the source/drain path of the threshold voltage shift device, and having a control electrode biased so that the conduction path of the bias transistor is conductive.
Claim 12
Dependent Claim
35 words
The voltage reference circuit of claim 9, wherein the bias current source comprises a transistor having a conduction path connected to the common node, and having a control electrode biased by a bias reference voltage.
Claim 13
Dependent Claim
23 words
The voltage reference circuit of claim 10, wherein the control electrode of the bias transistor is also biased by the bias reference voltage.
Claim 14
Dependent Claim
236 words
A MOS voltage reference circuit, comprising: a reference leg, comprising: a p-channel reference transistor, having a source biased to a power supply voltage, having a drain, and having a gate connected to its drain; and an n-channel reference transistor, having a drain connected to the drain of the p-channel reference transistor, having a gate for receiving a reference voltage, and having a source; a mirror leg, comprising: a p-channel mirror transistor, having a source biased to the power supply voltage, having a drain connected to an output node, and having a gate connected to the gate of the p-channel reference transistor; an n-channel mirror transistor, having a drain connected to the drain of the p-channel mirror transistor at the output node, having a gate coupled to its drain, and having a source; a bias current source, connected to the sources of the n-channel reference transistor and the n-channel mirror transistor, for conducting a current including the sum of the currents in the n-channel reference transistor and the n-channel mirror transistor; and a threshold voltage shift device, having a source/drain path connected between the gate of the n-channel mirror transistor and the output node, and having a gate connected to its drain, wherein the threshold voltage shift device is constructed having a size that is closely matched to a size of an output driver device and wherein the output node is coupled to the output driver device.
Claim 15
Dependent Claim
236 words
A MOS voltage reference circuit, comprising: a reference leg, comprising: a p-channel reference transistor, having a source biased to a power supply voltage, having a drain, and having a gate connected to its drain; and an n-channel reference transistor, having a drain connected to the drain of the p-channel reference transistor, having a gate for receiving a reference voltage, and having a source; a mirror leg, comprising: a p-channel mirror transistor, having a source biased to the power supply voltage, having a drain connected to an output node, and having a gate connected to the gate of the p-channel reference transistor; an n-channel mirror transistor, having a drain connected to the drain of the p-channel mirror transistor at the output node, having a gate coupled to its drain, and having a source; a bias current source, connected to the sources of the n-channel reference transistor and the n-channel mirror transistor, for conducting a current including the sum of the currents in the n-channel reference transistor and the n-channel mirror transistor; and a threshold voltage shift device, having a source/drain path connected between the gate of the n-channel mirror transistor and the output node, and having a gate connected to its drain, wherein the threshold voltage shift device is constructed having a size that is closely matched to a size of an output driver device and wherein the output node is coupled to the output driver device.
Claim 16
Dependent Claim
31 words
The voltage reference circuit of claim 12, further comprising: a voltage divider, connected to the gate of the n-channel reference transistor, for providing a fraction of the power supply voltage thereto.
Claim 17
Dependent Claim
39 words
The voltage reference circuit of claim 12, wherein the threshold shift transistor is an n-channel transistor having its drain and gate connected to the output node, and having its source connected to the gate of the n-channel mirror transistor.
Claim 18
Dependent Claim
269 words
A MOS voltage reference circuit, comprising: a reference leg, comprising: a p-channel reference transistor, having a source biased to a power supply voltage, having a drain, and having a gate connected to its drain; and an n-channel reference transistor, having a drain connected to the drain of the p-channel reference transistor, having a gate for receiving a reference voltage, and having a source; a mirror leg, comprising: a p-channel mirror transistor, having a source biased to the power supply voltage, having a drain connected to an output node, and having a gate connected to the gate of the p-channel reference transistor; an n-channel mirror transistor, having a drain connected to the drain of the p-channel mirror transistor at the output node, having a gate coupled to its drain, and having a source; a bias current source, connected to the sources of the n-channel reference transistor and the n-channel mirror transistor, for conducting a current including the sum of the currents in the n-channel reference transistor and the n-channel mirror transistor; a threshold voltage shift device, having a source/drain path connected between the gate of the n-channel mirror transistor and the output node, and having a gate connected to its drain, wherein the threshold voltage shift device is an n-channel transistor having its drain and gate connected to the output node, and having its source connected to the gate of the n-channel mirror transistor; and a bias transistor, having a conduction path connected between to the source of the threshold voltage shift device, and having a control electrode biased so that the conduction path of the bias transistor is conductive.
Claim 19
Dependent Claim
269 words
A MOS voltage reference circuit, comprising: a reference leg, comprising: a p-channel reference transistor, having a source biased to a power supply voltage, having a drain, and having a gate connected to its drain; and an n-channel reference transistor, having a drain connected to the drain of the p-channel reference transistor, having a gate for receiving a reference voltage, and having a source; a mirror leg, comprising: a p-channel mirror transistor, having a source biased to the power supply voltage, having a drain connected to an output node, and having a gate connected to the gate of the p-channel reference transistor; an n-channel mirror transistor, having a drain connected to the drain of the p-channel mirror transistor at the output node, having a gate coupled to its drain, and having a source; a bias current source, connected to the sources of the n-channel reference transistor and the n-channel mirror transistor, for conducting a current including the sum of the currents in the n-channel reference transistor and the n-channel mirror transistor; a threshold voltage shift device, having a source/drain path connected between the gate of the n-channel mirror transistor and the output node, and having a gate connected to its drain, wherein the threshold voltage shift device is an n-channel transistor having its drain and gate connected to the output node, and having its source connected to the gate of the n-channel mirror transistor; and a bias transistor, having a conduction path connected between to the source of the threshold voltage shift device, and having a control electrode biased so that the conduction path of the bias transistor is conductive.
Claim 20
Independent Claim
151 words
A method of generating a reference voltage, comprising the steps of: applying a voltage to a reference leg of a current mirror to control a reference current conducted therein and to control a mirrored current in a mirror leg of the current mirror, wherein the reference voltage is produced at a node in the mirror leg, said mirrored current being larger than the reference current; conducting a controlled current from the reference leg and mirror leg of the current mirror, said controlled current including the reference current and mirror current; and coupling a gate of an n-channel mirror transistor of the mirror leg to its drain at an output node through a threshold voltage shift device, wherein the threshold voltage shift device is constructed having a size that is closely matched to a size of an output driver device and wherein the output node is coupled to the output driver device.
Claim 21
Independent Claim
151 words
A method of generating a reference voltage, comprising the steps of: applying a voltage to a reference leg of a current mirror to control a reference current conducted therein and to control a mirrored current in a mirror leg of the current mirror, wherein the reference voltage is produced at a node in the mirror leg, said mirrored current being larger than the reference current; conducting a controlled current from the reference leg and mirror leg of the current mirror, said controlled current including the reference current and mirror current; and coupling a gate of an n-channel mirror transistor of the mirror leg to its drain at an output node through a threshold voltage shift device, wherein the threshold voltage shift device is constructed having a size that is closely matched to a size of an output driver device and wherein the output node is coupled to the output driver device.
Claim 22
Dependent Claim
152 words
The method of claim 16, wherein the reference leg comprises: a p-channel reference transistor having a source biased to a power supply voltage, and having a gate and a drain connected together; an n-channel reference transistor having a drain connected to the gate and drain of the p-channel reference transistor, having a gate for receiving the applied voltage, and having a source; and wherein the mirror leg comprises: a p-channel mirror transistor having a source biased to the power supply voltage, and having a gate connected to the gate of the p-channel reference transistor, and having a drain at which the reference voltage is generated; and the n-channel mirror transistor having the drain connected to the drain of the p-channel mirror transistor, having the gate coupled to its drain through the threshold voltage shift device, and having a source connected at a common node to the source of the n-channel reference transistor.
References Cited (Backward Citations)
US4064506A
Cited
US4546327A
Cited
US4608530A
Cited
US4723108A
Cited
GB2214333A
Cited
US5045806A
Cited
US5047706A
Cited
EP0427557A1
Cited
EP0454170A2
Cited
EP0482869A1
Cited
US5162668A
Cited
US5349559A
Cited
US5229711A
Cited
US5373226A
Cited
US5434533A
Cited
DE4336883A1
Cited
US5343086A
Cited
US5363059A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-01-28 | 2000-07-29 | 2001-01-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-01-28 | 2004-07-29 | 2005-01-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-01-28 | 2008-07-29 | 2009-01-28 | $7700.00 | Window Closed / Lapsed |