Patent US5592622A successfully refreshed from Google Patents.
US5592622A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Network intermediate system with message passing architecture
Assignee: HP Inc
•
Filing: 1995-05-10
•
Granted: 1997-01-07
•
Expires: 2015-05-10
Abstract
Abstract A system uses a message passing paradigm for transferring large amounts of input/output data among a plurality of processors, such as a network intermediate system or router. A bus interconnects the plurality of processors with a plurality of bus interface devices. The bus interface device which originates a transfer includes a command list storing lists of commands which characterize transfers of data messages from local memory across the bus and a packing buffer which buffers the data subject of the command being executed between local memory and the bus. A bus interface device which receives a transfer includes a free buffer list storing pointers to free buffers in local memory into which the data may be loaded from the bus, and a receive list storing pointers to buffers in local memory loaded with data from the bus. The command list includes a first high priority command list and a second lower priority command list for managing latency of the higher priority commands in the software of the processor. The bus interface which receives the transfer includes control logic which manages data transfer into and out of an inbound buffer, including receiving burst transfers of message transfer cells from the bus, loading free buffers in local memory from the inbound buffer with message transtar cells, and updating the receive list. The receive list includes a first higher priority receive list and a second lower priority receive list for reliability management, and logic which monitors the free list so that lower priority messages may be dropped to prevent overflow of free buffer resources.
Inventors
- 👤 Mark S. Isfeld
- 👤 Bruce W. Mitchell
- 👤 Michael J. Seaman
- 👤 Tracy D. Mallory
- 👤 Nagaraj Arunkumar
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 18:03
CPC Classifications
H; H04; H04L; H04L12/00; H04L12/54; H04L12/56; H04L12/5601; G; G06; G06F; G06F13/00; G06F13/38; G06F13/382; G06F13/387; H04L12/28; H04L12/46; H04L12/4604; H04L45/00; H04L49/00; H04L49/10; H04L49/104; H04L49/105; H04L49/107; H04L49/25; H04L49/256; H04L49/30; H04L49/3081; H04L49/309; H04L49/90; H04L49/901; H04L49/9047; H04L49/9084; H04L2012/5638; H04L2012/5646; H04L2012/5651; H04L2012/5665
Claims Analysis
Total Claims: 51
Claim 1
Independent Claim
192 words
An apparatus for transferring large amounts of input/output data among a plurality of processors having respective local memories, comprising: a bus interconnecting the plurality of processors; a plurality of bus interface devices, coupled to the bus and to corresponding processors in the plurality of processors, a first bus interface device in the plurality of bus interface devices which originates a transfer without first obtaining permission to transfer to a destination device including a command list storing a list of commands which characterize transfers of data from local memory across the bus, a bus data buffer which buffers data subject of a command being executed between local memory and the bus, and a second bus interface device in the plurality of bus interface devices which receives a transfer including a free buffer list storing pointers to free buffers in local memory into which data may be loaded from the bus, a receive list storing pointers to buffers in local memory loaded with data from the bus, and an inbound data buffer which buffers data subject of a transfer addressed to the second bus interface between the bus and free buffers in local memory.
Claim 2
Independent Claim
192 words
An apparatus for transferring large amounts of input/output data among a plurality of processors having respective local memories, comprising: a bus interconnecting the plurality of processors; a plurality of bus interface devices, coupled to the bus and to corresponding processors in the plurality of processors, a first bus interface device in the plurality of bus interface devices which originates a transfer without first obtaining permission to transfer to a destination device including a command list storing a list of commands which characterize transfers of data from local memory across the bus, a bus data buffer which buffers data subject of a command being executed between local memory and the bus, and a second bus interface device in the plurality of bus interface devices which receives a transfer including a free buffer list storing pointers to free buffers in local memory into which data may be loaded from the bus, a receive list storing pointers to buffers in local memory loaded with data from the bus, and an inbound data buffer which buffers data subject of a transfer addressed to the second bus interface between the bus and free buffers in local memory.
Claim 3
Dependent Claim
30 words
The apparatus of claim 1, wherein the command list includes a first high priority command list and a second lower priority command list for managing latency of higher priority commands.
Claim 4
Dependent Claim
73 words
The apparatus of claim 1, wherein the first bus interface device includes control logic which manages data transfer into and out of the bus data buffer for messages, including data, identified by commands in the command list, to pack data to compose message transfer cells for messages, the message transfer cells including a portion of the data of the message, and to drive the message transfer cells on the bus in burst mode.
Claim 5
Dependent Claim
55 words
The apparatus of claim 3, wherein the second bus interface device includes control logic which manages data transfer into and out of the inbound buffer, including receiving burst transfers of message transfer cells from the bus, loading free buffers in local memory from the inbound buffer with message transfer cells, and updating the receive list.
Claim 6
Dependent Claim
30 words
The apparatus of claim 4, wherein the receive list includes a first higher priority receive list and a second lower priority receive list for managing reliability and throughput of transfers.
Claim 7
Dependent Claim
51 words
The apparatus of claim 4, including logic which monitors the free list, a watermark parameter which indicates an amount of free buffer resources, and watermark logic which causes lower priority messages to be dropped when the free list indicates that free buffer resources in local memory fall below the watermark parameter.
Claim 8
Dependent Claim
56 words
The apparatus of claim 6, including a second watermark parameter indicating a smaller amount of free buffer resources, and second watermark logic which cause higher priority messages to be dropped when the free list indicates that free buffer resources in local memory fall below the second watermark parameter, to prevent overflow of the free buffer resources.
Claim 9
Dependent Claim
30 words
The apparatus of claim 3, wherein the plurality of processors have respective slot numbers on the bus, and the commands indicate a destination of a message using the slot number.
Claim 10
Dependent Claim
79 words
The apparatus of claim 8, wherein the second bus interface device includes control logic with a plurality of channels which manages data transfer into and out of the inbound buffer, including receiving burst transfers of message transfer cells having the slot number of the local processor from the bus, assigning a message transfer cell to a channel for the message, loading free buffers in local memory from the inbound buffer with message transfer cells, and updating the receive list.
Claim 11
Dependent Claim
30 words
The apparatus of claim 8, including at least a second bus interconnecting the plurality of processors, and the commands indicate a destination using a bus identifier and a slot number.
Claim 12
Dependent Claim
14 words
The apparatus of claim 1, wherein said bus comprises a high speed parallel bus.
Claim 13
Dependent Claim
60 words
The apparatus of claim 3, wherein the second bus interface device includes control logic with a plurality of channels which manages data transfer into and out of the inbound buffer, including receiving burst transfers of message transfer cells having an identifier which maps to a channel number, and assigning message transfer cells to a channel in response to the identifier.
Claim 14
Dependent Claim
23 words
The apparatus of claim 12, wherein the first bus interface device supplies a single identifier to all message transfer cells which it transfers.
Claim 15
Dependent Claim
28 words
The apparatus of claim 13, wherein the plurality of processors have respective slot numbers on the bus, and the identifier comprises the slot number of the transferring device.
Claim 16
Dependent Claim
118 words
A bus interface which provides access to a bus for a local processor having local memory, comprising: a command list storing a list of commands which characterize transfers of data from local memory across the bus, a bus data buffer which buffers data subject of a command being executed between local memory and the bus, a free buffer list storing pointers to free buffers in local memory into which data may be loaded from the bus, an inbound data buffer which buffers data subject of a transfer addressed to the local processor between the bus and free buffers in local memory, and a receive list storing pointers to buffers in local memory loaded with data from the bus.
Claim 17
Dependent Claim
118 words
A bus interface which provides access to a bus for a local processor having local memory, comprising: a command list storing a list of commands which characterize transfers of data from local memory across the bus, a bus data buffer which buffers data subject of a command being executed between local memory and the bus, a free buffer list storing pointers to free buffers in local memory into which data may be loaded from the bus, an inbound data buffer which buffers data subject of a transfer addressed to the local processor between the bus and free buffers in local memory, and a receive list storing pointers to buffers in local memory loaded with data from the bus.
Claim 18
Dependent Claim
31 words
The bus interface of claim 15, wherein the command list includes a first high priority command list and a second lower priority command list for managing latency of higher priority commands.
Claim 19
Dependent Claim
61 words
The bus interface of claim 15, including control logic which manages data transfer into and out of the bus data buffer for messages identified by commands in the command list to composes message transfer cells for messages, and drives the message transfer cells on the bus in burst mode without first obtaining permission to send to a destination on the bus.
Claim 20
Dependent Claim
50 words
The bus interface of claim 17, including control logic which manages data transfer into and out of the inbound buffer, including receiving burst transfers of message transfer cells from the bus, loading free buffers in local memory from the inbound buffer with message transfer cells, and updating the receive list.
Claim 21
Dependent Claim
31 words
The bus interface of claim 18, wherein the receive list includes a first higher priority receive list and a second lower priority receive list for managing reliability and throughput of transfers.
Claim 22
Dependent Claim
52 words
The bus interface of claim 19, including logic which monitors the free list, a watermark parameter which indicates an amount of free buffer resources, and watermark logic which causes lower priority messages to be dropped when the free list indicates that free buffer resources in local memory fall below the watermark parameter.
Claim 23
Dependent Claim
57 words
The bus interface of claim 20, including a second watermark parameter indicating a smaller amount of free buffer resources, and second watermark logic which causes higher priority messages to be dropped when the free list indicates that free buffer resources in local memory fall below the second watermark parameter, to prevent overflow of the free buffer resources.
Claim 24
Dependent Claim
61 words
The bus interface of claim 17, wherein the second bus interface device includes control logic with a plurality of channels which manages data transfer into and out of the inbound buffer, including receiving burst transfers of message transfer cells having an identifier which maps to a channel number, and assigning message transtar cells to a channel in response to the identifier.
Claim 25
Dependent Claim
24 words
The bus interface of claim 22, wherein the first bus interface device supplies a single identifier to all message transfer cells which it transfers.
Claim 26
Dependent Claim
29 words
The bus interface of claim 23, wherein the plurality of processors have respective slot numbers on the bus, and the identifier comprises the slot number of the transferring device.
Claim 27
Dependent Claim
31 words
The bus interface of claim 15, wherein users of the bus have respective slot numbers on the bus, and the commands indicate a destination of a message using the slot number.
Claim 28
Dependent Claim
74 words
The bus interface of claim 25, including control logic with a plurality of channels which manages data transfer into and out of the inbound buffer, including receiving burst transfers of message transfer cells having the slot number of the local processor from the bus, assigning a message transfer cell to a channel for the message, loading free buffers in local memory from the inbound buffer with message transfer cells, and updating the receive list.
Claim 29
Dependent Claim
15 words
The bus interface of claim 15, wherein said bus comprises a high speed parallel bus.
Claim 30
Dependent Claim
159 words
The bus interface of claim 15, wherein the command list includes a first high priority command list and a second lower priority command list for managing latency of higher priority commands, and the receive list includes a first higher priority receive list and a second lower priority receive list for managing reliability and throughput of transfers, and further including: transfer control logic which manages data transfer into and out of the bus data buffer for messages identified by commands in the command list to composes message transfer cells for messages, and drives the message transfer cells on the bus in burst mode without first obtaining permission to send to a destination on the bus; and receive control logic which manages data transfer into and out of the inbound buffer, including receiving burst transfers of message transfer cells from the bus, loading free buffers in local memory from the inbound buffer with message transfer cells, and updating the receive list.
Claim 31
Independent Claim
160 words
An apparatus for transferring large amounts of input/output data among a plurality of processors having respective local memories, comprising: a bus interconnecting the plurality of processors; a plurality of bus interface devices, coupled to the bus and to corresponding processors in the plurality of processors, including a first bus interface device in the plurality of bus interface devices which originates a transfer; and a second bus interface device in the plurality of bus interface devices which receives a transfer, the second bus interface device, including a free buffer list storing pointers to free buffers in local memory into which data may be loaded from the bus, a receive list storing pointers to buffers in local memory loaded with data from the bus, including a first high priority receive list and a second lower priority receive list, and logic which monitors the free buffer list which causes lower priority messages to be dropped to prevent overflow of the free buffer resources.
Claim 32
Independent Claim
160 words
An apparatus for transferring large amounts of input/output data among a plurality of processors having respective local memories, comprising: a bus interconnecting the plurality of processors; a plurality of bus interface devices, coupled to the bus and to corresponding processors in the plurality of processors, including a first bus interface device in the plurality of bus interface devices which originates a transfer; and a second bus interface device in the plurality of bus interface devices which receives a transfer, the second bus interface device, including a free buffer list storing pointers to free buffers in local memory into which data may be loaded from the bus, a receive list storing pointers to buffers in local memory loaded with data from the bus, including a first high priority receive list and a second lower priority receive list, and logic which monitors the free buffer list which causes lower priority messages to be dropped to prevent overflow of the free buffer resources.
Claim 33
Dependent Claim
53 words
The apparatus of claim 29, wherein the logic which monitors the free list includes a watermark parameter which indicates an amount of free buffer resources, and watermark logic which causes lower priority messages to be dropped when the free list indicates that free buffer resources in local memory, fall below the watermark parameter.
Claim 34
Dependent Claim
56 words
The apparatus of claim 30, including a second watermark parameter indicating a smaller amount of free buffer resources, and second watermark logic which causes higher priority messages to be dropped when the free list indicates that free buffer resources in local memory fall below the second watermark parameter, to prevent overflow of the free buffer resources.
Claim 35
Dependent Claim
37 words
The apparatus of claim 29, wherein the second bus interface includes: an inbound data buffer which buffers data subject of a transfer addressed to the its local processor between the bus and free buffers in local memory.
Claim 36
Dependent Claim
35 words
The apparatus of claim 29, wherein the plurality of processors have respective slot numbers on the bus, and the second bus interface receives transfers on the bus carrying the slot number of the local processor.
Claim 37
Dependent Claim
72 words
The apparatus of claim 29, wherein the second bus interface device includes control logic with a plurality of channels which manages data transfer into and out of the inbound buffer, including receiving burst transfers of cells having an identifier which maps to a channel, assigning a cell to a channel in response to the identifier, loading free buffers in local memory from the inbound buffer with cells, and updating the receive list.
Claim 38
Dependent Claim
14 words
The apparatus of claim 29, wherein said bus comprises a high speed parallel bus.
Claim 39
Dependent Claim
147 words
A network traffic management system, comprising: a bus: a plurality of processors, each including local memory, at least one network interface, a bus interface coupled to the bus, and resources for managing the at least one network interface and the bus interface; the bus interface including a command list storing a list of commands which characterize transfers of data from local memory across the bus, a bus data buffer which buffers data subject of a command being executed between local memory and the bus, a free buffer list storing pointers to free buffers in local memory into which data may be loaded from the bus, an inbound data buffer which buffers data subject of a transfer addressed to the second processor between the bus and free buffers in local memory, and a receive list storing pointers to buffers in local memory loaded with data from the bus.
Claim 40
Dependent Claim
147 words
A network traffic management system, comprising: a bus: a plurality of processors, each including local memory, at least one network interface, a bus interface coupled to the bus, and resources for managing the at least one network interface and the bus interface; the bus interface including a command list storing a list of commands which characterize transfers of data from local memory across the bus, a bus data buffer which buffers data subject of a command being executed between local memory and the bus, a free buffer list storing pointers to free buffers in local memory into which data may be loaded from the bus, an inbound data buffer which buffers data subject of a transfer addressed to the second processor between the bus and free buffers in local memory, and a receive list storing pointers to buffers in local memory loaded with data from the bus.
Claim 41
Dependent Claim
33 words
The network traffic management system of claim 36, wherein the command list includes a first high priority command list and a second lower priority command list for managing latency of higher priority commands.
Claim 42
Dependent Claim
63 words
The network traffic management system of claim 36, including control logic which manages data transfer into and out of the bus data buffer for messages identified by commands in the command list to composes message transfer cells for messages, and drives the message transfer cells on the bus in burst mode without first obtaining permission to transfer to a destination on the bus.
Claim 43
Dependent Claim
52 words
The network traffic management system of claim 38, including control logic which manages data transfer into and out of the inbound buffer, including receiving burst transfers of message transfer cells from the bus, loading free buffers in local memory from the inbound buffer with message transfer cells, and updating the receive list.
Claim 44
Dependent Claim
33 words
The network traffic management system of claim 39, wherein the receive list includes a first higher priority receive list and a second lower priority receive list for managing reliability and throughput of transfers.
Claim 45
Dependent Claim
54 words
The network traffic management system of claim 39, including logic which monitors the free list, a watermark parameter which indicates an amount of free buffer resources, and watermark logic which causes lower priority messages to be dropped when the flee list indicates that free buffer resources in local memory fall below the watermark parameter.
Claim 46
Dependent Claim
59 words
The network traffic management system of claim 41, including a second watermark parameter indicating a smaller amount of free buffer resources, and second watermark logic which causes higher priority messages to be dropped when the free list indicates that free buffer resources in local memory fall below the second watermark parameter, to prevent overflow of the free buffer resources.
Claim 47
Dependent Claim
33 words
The network traffic management system of claim 38, wherein users of the bus have respective slot numbers on the bus, and the commands indicate a destination of a message using the slot number.
Claim 48
Dependent Claim
76 words
The network traffic management system of claim 43, including control logic with a plurality of channels which manages data transfer into and out of the inbound buffer, including receiving burst transfers of message transfer cells having the slot number of the local processor from the bus, assigning a message transfer cell to a channel for the message, loading free buffers in local memory from the inbound buffer with message transfer cells, and updating the receive list.
Claim 49
Dependent Claim
33 words
The network traffic management system of claim 43, including at least a second bus interconnecting the plurality of processors, and the commands indicate a destination using a bus identifier and a slot number.
Claim 50
Dependent Claim
21 words
The network traffic management system of claim 45, wherein said bus and said second bus comprise a high speed parallel buses.
Claim 51
Dependent Claim
17 words
The network traffic management system of claim 36, wherein said bus comprises a high speed parallel bus.
References Cited (Backward Citations)
US4475155A
Cited
US4860244A
Cited
US4912723A
Cited
US5134691A
Cited
US5109484A
Cited
US4783730A
Cited
US5335325A
Cited
US5131081A
Cited
US4962497A
Cited
US5088090A
Cited
US5093824A
Cited
US5255387A
Cited
US5121383A
Cited
US5404524A
Cited
US5469548A
Cited
US5379296A
Cited
US5485455A
Cited
US5521910A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-01-07 | 2000-07-08 | 2001-01-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-01-07 | 2004-07-08 | 2005-01-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-01-07 | 2008-07-08 | 2009-01-07 | $7700.00 | Window Closed / Lapsed |