← Back to Patent Explorer
US5590303A Expired / Lapsed US ⏱️ 0.0 years remaining

Memory designation control device

Assignee: Kyocera Mita Industrial Co Ltd
•
Filing: 1992-11-10
•
Granted: 1996-12-31
•
Expires: 2012-11-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A memory designation control device having a rewriting program for rewriting the contents of a first memory device storing a basic program stored in a second memory device different from the first memory device. When the system power supply is turned on when a normal processing mode is selected, only the first memory device out of the first memory device and the second memory device is brought into a selectable state. Consequently, in the normal processing mode, normal processing is executed on the basis of the basic program. When the system power supply is turned on when a rewrite processing mode is selected, only the second memory device out of the first memory device and the second memory device is brought into a selectable state at the time of a read instruction, while only the first memory device out of the first memory device and the second memory device is brought into a selectable state at the time of a write instruction. Consequently, in the rewrite processing mode, rewrite processing is executed on the basis of the rewriting program.

Inventors

  • 👤 Kouichi Shibata
  • 👤 Shigenori Motooka

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 08:44
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/44; G06F9/4401; G06F9/4403; G06F12/00; G06F12/02; G06F12/06; G06F12/0638; G06F9/22; G06F9/24; G06F2212/00; G06F2212/20; G06F2212/202; G06F2212/2022

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 272 words
A memory designation control device comprising: a first rewritable memory device for storing a basic program; a second memory device, different from said first memory device, for storing a rewriting program for rewriting the contents of said first memory device; a mode selecting switch for switching between a normal processing mode in which normal processing based on the basic program is performed, and a rewrite processing mode in which rewrite processing based on the rewriting program is performed; means for bringing only said first memory device, out of said first memory device and said second memory device, into a selectable state when a system power supply is turned on while the mode selecting switch is in a state where the normal processing mode is selected; means for bringing only said second memory device, out of said first memory device and said second memory device, into a selectable state at the time of a read instruction, while bringing only said first memory device, out of said first memory device and said second memory device, into a selectable state at the time of a write instruction, when a system power supply is turned on while said mode selecting switch is in a state where the rewrite processing mode is selected; and means for inhibiting, when a system power supply is turned on while said mode selecting switch is in the state where the normal processing mode is selected, said second memory device from being brought into a selectable state if said mode selecting switch is switched to the state where the rewrite processing mode is selected after a system power supply is turned on.
Claim 2
Dependent Claim 272 words
A memory designation control device comprising: a first rewritable memory device for storing a basic program; a second memory device, different from said first memory device, for storing a rewriting program for rewriting the contents of said first memory device; a mode selecting switch for switching between a normal processing mode in which normal processing based on the basic program is performed, and a rewrite processing mode in which rewrite processing based on the rewriting program is performed; means for bringing only said first memory device, out of said first memory device and said second memory device, into a selectable state when a system power supply is turned on while the mode selecting switch is in a state where the normal processing mode is selected; means for bringing only said second memory device, out of said first memory device and said second memory device, into a selectable state at the time of a read instruction, while bringing only said first memory device, out of said first memory device and said second memory device, into a selectable state at the time of a write instruction, when a system power supply is turned on while said mode selecting switch is in a state where the rewrite processing mode is selected; and means for inhibiting, when a system power supply is turned on while said mode selecting switch is in the state where the normal processing mode is selected, said second memory device from being brought into a selectable state if said mode selecting switch is switched to the state where the rewrite processing mode is selected after a system power supply is turned on.
Claim 3
Dependent Claim 23 words
The memory designation control device according to claim 1, wherein said first memory device is a flash electrically erasable programmable read only memory.
Claim 4
Dependent Claim 22 words
The memory designation control device according to claim 1, wherein said first memory device is an electrically erasable programmable read only memory.
Claim 5
Dependent Claim 21 words
The memory designation control device according to claim 1, wherein said second memory device is an erasable programmable read only memory.
Claim 6
Dependent Claim 28 words
The memory designation control device according to claim 1, wherein the same addresses as those assigned to said first memory device are assigned to said second memory device.

References Cited (Backward Citations)

US4204252A Cited
US4517663A Cited
US4327410A Cited
GB2201816A Cited
US5053797A Cited
US5132716A Cited
US5245572A Cited
US5361343A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-12-31 2000-07-01 2000-12-31 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-12-31 2004-07-01 2004-12-31 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-12-31 2008-07-01 2008-12-31 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag