US5586246A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Image synthesis apparatus
Assignee: Panasonic Holdings Corp
•
Filing: 1994-12-23
•
Granted: 1996-12-17
•
Expires: 2014-12-23
Abstract
Abstract An image synthesis apparatus for synthesizing an image using model data including information which defines a three-dimensional structure for an object having a plurality of faces, original image data representing values of pixels respectively belonging to the plurality of faces, and rendering data for converting a three-dimensional image synthesized using the model data and the original image data into a two-dimensional image includes memory divided into a plurality of memory blocks each having a prescribed address unit for storing the model data, the original image data, the rendering data, and synthesized image data representing the synthesized two-dimensional image; an arbiter section including an address space, continuous addresses in the address space being allocated to different memory blocks from one another so as to interleave the addresses in the plurality of memory blocks; and a processor section including a plurality of processors each for accessing the memory means through the arbiter section to synthesize an image of one of the faces of the object based on a part of the model data corresponding to the one face, a part of the original image data corresponding to the one face, and a part of the rendering data corresponding to the one face. The original image data and the synthesized image data are each divided into a plurality of rectangular areas on a two-dimensional coordinate plane, and the plurality of rectangular areas are respectively allocated to the plurality of memory blocks.
Inventors
- 👤 Kunio Nobori
- 👤 Yoshiyasu Kado
- 👤 Akira Kamogawa
- 👤 Masahiro Hamada
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 11:47
CPC Classifications
G; G06; G06T; G06T15/00; G06T15/04
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
245 words
An image synthesis apparatus for synthesizing an image using model data including information which defines a three-dimensional structure for an object having a plurality of faces, original image data representing values of pixels respectively belonging to the plurality of faces, and rendering data for converting a three-dimensional image synthesized using the model data and the original image data into a two-dimensional image, the image synthesis apparatus comprising: memory means divided into a plurality of memory blocks each having a prescribed address unit for storing the model data, the original image data, the rendering data, and synthesized image data representing the synthesized two-dimensional image; an arbiter section including an address space, continuous addresses in the address space being allocated to different memory blocks from one another so as to interleave the addresses in the plurality of memory blocks; and processor means including a plurality of processors each for accessing the memory means through the arbiter section to synthesize an image of one of the plurality of faces of the object based on a part of the model data corresponding to the one face, a part of the original image data corresponding to the one face, and a part of the rendering data corresponding to the one face, wherein the original image data and the synthesized image data are each divided into a plurality of rectangular areas on a two-dimensional coordinate plane, and the plurality of rectangular areas are respectively allocated to the plurality of memory blocks.
Claim 2
Dependent Claim
245 words
An image synthesis apparatus for synthesizing an image using model data including information which defines a three-dimensional structure for an object having a plurality of faces, original image data representing values of pixels respectively belonging to the plurality of faces, and rendering data for converting a three-dimensional image synthesized using the model data and the original image data into a two-dimensional image, the image synthesis apparatus comprising: memory means divided into a plurality of memory blocks each having a prescribed address unit for storing the model data, the original image data, the rendering data, and synthesized image data representing the synthesized two-dimensional image; an arbiter section including an address space, continuous addresses in the address space being allocated to different memory blocks from one another so as to interleave the addresses in the plurality of memory blocks; and processor means including a plurality of processors each for accessing the memory means through the arbiter section to synthesize an image of one of the plurality of faces of the object based on a part of the model data corresponding to the one face, a part of the original image data corresponding to the one face, and a part of the rendering data corresponding to the one face, wherein the original image data and the synthesized image data are each divided into a plurality of rectangular areas on a two-dimensional coordinate plane, and the plurality of rectangular areas are respectively allocated to the plurality of memory blocks.
Claim 3
Dependent Claim
114 words
An image synthesis apparatus according to claim 1, wherein the information defining the three-dimensional structure includes a one-dimensional arrangement of information pieces respectively defining the plurality of faces, and the plurality of processors respectively synthesize images of the plurality of faces in the order in which the information pieces are arranged thus to simultaneously synthesize the images of an equal number of faces to the number of the plurality of processors; the image synthesis apparatus further comprising means for altering the arrangement of the information pieces in the case that parts of the original image data corresponding to the faces to be processed simultaneously are determined to be stored in one, same memory block.
Claim 4
Dependent Claim
175 words
An image synthesis apparatus according to claim 1, wherein the plurality of processors simultaneously synthesize the images of an equal number of faces to the number thereof, and the plurality of rectangular areas are allocated to one, same memory block every first distance in a first direction and every second distance in a second direction, the image synthesis apparatus further comprising: altering means for, before the original image data is stored in the memory means, altering a structure of the original image data so as to reduce the size of a part of the original image data corresponding to one arbitrary face of the object in the first direction to a size smaller than the first distance and so as to reduce the size of such a part in the second direction to a size sufficiently smaller than the second distance; and selection means for selecting the faces to be processed simultaneously so that parts of the original image data corresponding to the faces to be processed simultaneously will be stored in different memory blocks.
Claim 5
Dependent Claim
67 words
An image synthesis apparatus according to claim 1, wherein the memory means includes a DRAM, the plurality of the memory blocks are each a memory cell array of the DRAM, the plurality of rectangular areas are each further divided into a plurality of sub rectangular areas, and the plurality of sub rectangular areas are respectively allocated to a plurality of row addresses in the memory cell array.
Claim 6
Dependent Claim
83 words
An image synthesis apparatus according to claim 1, wherein the memory means includes a DRAM, the plurality of the memory blocks are each a memory cell array of the DRAM, the plurality of rectangular areas are each further divided into a plurality of sub rectangular areas, and the plurality of sub rectangular areas are respectively allocated to a plurality of row addresses in the memory cell array so that the sub rectangular areas adjacent to one another correspond to different memory cell arrays.
Claim 7
Dependent Claim
45 words
An image synthesis apparatus according to claim 1, wherein a part of the model data corresponding to one of the faces of the object is stored in the memory block which also stores a part of the original image data corresponding to the one face.
Claim 8
Dependent Claim
22 words
An image synthesis apparatus according to claim 1, wherein the memory means and the arbiter section are included in a single LSI.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-12-17 | 2000-06-17 | 2000-12-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-12-17 | 2004-06-17 | 2004-12-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-12-17 | 2008-06-17 | 2008-12-17 | $7700.00 | Window Closed / Lapsed |