Patent US5585797A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5585797A Expired / Lapsed US ⏱️ 0.0 years remaining

Signal processing device having a function of converting an analog signal into a digital signal

Assignee: Renesas Electronics Corp
•
Filing: 1994-05-10
•
Granted: 1996-12-17
•
Expires: 2014-05-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A signal processing device comprises a charge transfer device and a driving circuit, which includes a reference signal generating circuit for generating a reference signal, a transfer clock generating circuit receiving the reference signal for generating a transfer clock to a charge transfer section of the charge transfer device, a digital counter of N bits receiving and counting the reference signal, a D/A converter receiving the output of said counter for converting it into an analog voltage signal, which is applied to a final transfer gate of the charge transfer device, and a latch for latching an output of the counter when an output of a electric charge detection circuit of the charge transfer device reaches a predetermined level, whereby the latch outputs a digital signal of N bits corresponding to a signal electric charge outputted from the charge transfer section.

Inventors

  • 👤 Shiro Tsunai

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 11:00
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/50

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 214 words
A signal processing device comprising: a charge transfer device including a charge transfer section composed of a plurality of transfer electrodes formed through a gate insulating film on a surface of a semiconductor substrate and arranged in file form of a column, a final transfer gate located adjacent to an output end of said charge transfer section, an output gate located adjacent to said final transfer gate, and an electric charge detection means located adjacent to said output gate; and a driving circuit including a reference signal generating circuit for generating a reference signal, a transfer clock generating circuit receiving said reference signal for generating a transfer clock to said charge transfer section, a digital counter of N bits receiving and counting said reference signal, a voltage generating means for generating a voltage starting to change only in a voltage decreasing direction in synchronism with the start of a counting operation of said counter, said voltage being applied to one of said final transfer gate and said output gate, and a latch for latching an output of said counter when an output of said electric charge detection means reaches a predetermined level, whereby said latch outputs a digital signal of N bits corresponding to a signal electric charge outputted from said charge transfer section.
Claim 2
Dependent Claim 214 words
A signal processing device comprising: a charge transfer device including a charge transfer section composed of a plurality of transfer electrodes formed through a gate insulating film on a surface of a semiconductor substrate and arranged in file form of a column, a final transfer gate located adjacent to an output end of said charge transfer section, an output gate located adjacent to said final transfer gate, and an electric charge detection means located adjacent to said output gate; and a driving circuit including a reference signal generating circuit for generating a reference signal, a transfer clock generating circuit receiving said reference signal for generating a transfer clock to said charge transfer section, a digital counter of N bits receiving and counting said reference signal, a voltage generating means for generating a voltage starting to change only in a voltage decreasing direction in synchronism with the start of a counting operation of said counter, said voltage being applied to one of said final transfer gate and said output gate, and a latch for latching an output of said counter when an output of said electric charge detection means reaches a predetermined level, whereby said latch outputs a digital signal of N bits corresponding to a signal electric charge outputted from said charge transfer section.
Claim 3
Dependent Claim 40 words
A signal processing device claimed in claim 1 wherein said voltage generating means includes a D/A converter receiving the output of said counter for converting said output into an analog voltage signal, which is applied to said final transfer gate.
Claim 4
Dependent Claim 56 words
A signal processing device claimed in claim 1 wherein said voltage generating means includes a saw tooth wave generating circuit for generating a saw tooth wave in response to an output signal of said transfer dock generating circuit and in synchronism with said reference signal, said saw tooth wave being applied to said final transfer gate.
Claim 5
Dependent Claim 68 words
A signal processing device claimed in claim 1 wherein said transfer clock is also applied to said final transfer gate, and wherein said voltage generating means includes a saw tooth wave generating circuit for generating a saw tooth wave in response to an output signal of said transfer dock generating circuit and in synchronism with said reference signal, said saw tooth wave being applied to said output gate.
Claim 6
Dependent Claim 67 words
A signal processing device claimed in claim 1 wherein said electric charge detection means is of a voltage detection type, and further including a voltage comparator having an inverted input connected to receive an output signal of said electric charge detection means and a non-inverted input connected to a reference voltage, an output of said voltage comparator being applied to a latch control input of said latch.
Claim 7
Dependent Claim 20 words
A signal processing device claimed in claim 1 wherein said electric charge detection means is of a current detection type.

References Cited (Backward Citations)

US4064515A Cited
US4631484A Cited
JPS61184978A Cited
US5103278A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-12-17 2000-06-17 2000-12-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-12-17 2004-06-17 2004-12-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-12-17 2008-06-17 2008-12-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag