Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
137 words
In a floating-point unit for calculating arithmetic functions that generate an exponent portion and a mantissa portion, an apparatus for handling special cases outside normal float arithmetic functions, comprising: a writeback stage, coupled to said exponent portion and said mantissa of said floating-point unit; a spill stage, coupled to said writeback stage, that completes an instruction within the same clock cycle as said writeback stage; a result register file, coupled to said writeback stage and said spill stage; a plurality of rename busses, coupled to said writeback stage and said spill stage; and an instruction dispatcher, coupled to said result register file and said plurality of rename busses, that directs instructions from said plurality rename busses to said result register file from either said writeback stage or said spill stage, or both, within the same clock cycle.
Claim 2
Dependent Claim
137 words
In a floating-point unit for calculating arithmetic functions that generate an exponent portion and a mantissa portion, an apparatus for handling special cases outside normal float arithmetic functions, comprising: a writeback stage, coupled to said exponent portion and said mantissa of said floating-point unit; a spill stage, coupled to said writeback stage, that completes an instruction within the same clock cycle as said writeback stage; a result register file, coupled to said writeback stage and said spill stage; a plurality of rename busses, coupled to said writeback stage and said spill stage; and an instruction dispatcher, coupled to said result register file and said plurality of rename busses, that directs instructions from said plurality rename busses to said result register file from either said writeback stage or said spill stage, or both, within the same clock cycle.
Claim 3
Dependent Claim
17 words
The invention according to claim 1 wherein said spill stage is serially coupled to said writeback stage.
Claim 4
Dependent Claim
62 words
The invention according to claim 1 further comprising: a first plurality of writeback buffers, each buffer coupling one of said plurality of rename buses to said writeback stage; and a second plurality of spill buffers, each coupled to one of said plurality of rename busses and to said spill stage, for controlling on which said rename bus an execution result is transmitted.
Claim 5
Dependent Claim
29 words
The invention according to claim 1 wherein said instruction dispatcher provides an identifier used to identify on which rename bus an execution result from an executed instruction is transmitted.
Claim 6
Dependent Claim
179 words
In a floating-point unit for calculating arithmetic functions resulting in an exponent portion and a mantissa portion, an apparatus for handling special cases outside normal float arithmetic functions, comprising: a writeback stage, coupled to said exponent portion and said mantissa portion of said floating-point unit; a spill stage, coupled to said writeback stage, that completes an executed instruction within the same clock cycle as said writeback stage; a plurality of rename busses, coupled to said writeback stage and said spill stage; a result register file, coupled to said plurality of rename buses, and said write back stage and said spill stage; an instruction dispatcher, coupled to said plurality of rename busses for directing instructions from said plurality of rename busses to said result register file; a first plurality of writeback buffers, each buffer coupling one of said plurality of rename busses to said writeback stage; and a second plurality of spill buffers, each coupled to one of said plurality of rename busses and to said spill stage, for controlling on which said rename busses an execution result is transmitted.
Claim 7
Dependent Claim
179 words
In a floating-point unit for calculating arithmetic functions resulting in an exponent portion and a mantissa portion, an apparatus for handling special cases outside normal float arithmetic functions, comprising: a writeback stage, coupled to said exponent portion and said mantissa portion of said floating-point unit; a spill stage, coupled to said writeback stage, that completes an executed instruction within the same clock cycle as said writeback stage; a plurality of rename busses, coupled to said writeback stage and said spill stage; a result register file, coupled to said plurality of rename buses, and said write back stage and said spill stage; an instruction dispatcher, coupled to said plurality of rename busses for directing instructions from said plurality of rename busses to said result register file; a first plurality of writeback buffers, each buffer coupling one of said plurality of rename busses to said writeback stage; and a second plurality of spill buffers, each coupled to one of said plurality of rename busses and to said spill stage, for controlling on which said rename busses an execution result is transmitted.
Claim 8
Dependent Claim
17 words
The invention according to claim 5 wherein said spill stage is serially coupled to said writeback stage.
Claim 9
Dependent Claim
29 words
The invention according to claim 5 wherein said instruction dispatcher provides an identifier used to identify on which rename bus an execution result from said executed instruction is transmitted.
Claim 10
Dependent Claim
28 words
The invention according to claim 5 wherein said writeback stage and said spill stage both can complete an instruction from said instruction dispatcher within the same clock cycle.