Patent US5583064A successfully refreshed from Google Patents.
US5583064A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device and process for formation thereof
Assignee: SK Hynix Inc
•
Filing: 1995-01-23
•
Granted: 1996-12-10
•
Expires: 2015-01-23
Abstract
Abstract A recess is formed (dug) into the surface of a substrate to form a gate channel in the recess, so that a monocrystalline source/drain region can be formed at a level higher than that of the channel. The process includes the steps of: (a) forming an insulating layer and an oxidation preventing layer on a semiconductor substrate, and removing the oxidation preventing layer of a channel region of the transistor by an etching process; (b) forming an oxide layer on the channel region of the transistor by thermally oxidizing the semiconductor substrate, removing the oxidation preventing layer, and carrying out a first ion implantation on the whole surface; (c) removing the oxide layer, and forming the channel of the transistor in the form of a recess so as for the recess to be positioned lower than the surface of the substrate; (d) forming a gate electrode in the recess; and (e) carrying out a second ion implantation on the whole surface, and carrying out a heat treatment to form a source/drain region.
Inventors
- 👤 Chang-Jae Lee
- 👤 Hyuk-Jin Kwon
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 07:59
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/01; H10D64/025; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10D30/60; H10D30/601; H10D30/608; H10D64/20; H10D64/27; H10D64/311; H10D64/411; H10D64/511; H10D64/512; H10D64/513
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
155 words
A process for formation of an MOS transistor comprising the steps of: (a) forming an insulating layer and an oxidation preventing layer on a semiconductor substrate, and removing a portion of the oxidation preventing layer corresponding to a gate region of the MOS transistor; (b) carrying out a thermal oxidation on the semiconductor substrate so as to form an oxide layer on the gate region, and etching anisotropically the oxide layer utilizing the oxidation preventing layer as a mask to expose the semiconductor substrate, wherein a portion of the oxide layer remains at peripheral portions of the gate region; (c) forming a gate insulating layer, and depositing a conductive layer in the gate region so as to form a gate electrode; (d) removing the oxidation preventing layer, and carrying out a first ion implantation; and (e) removing remaining portions of the insulating layer and the oxide layer, and carrying out a second impurity ion implantation.
Claim 2
Dependent Claim
155 words
A process for formation of an MOS transistor comprising the steps of: (a) forming an insulating layer and an oxidation preventing layer on a semiconductor substrate, and removing a portion of the oxidation preventing layer corresponding to a gate region of the MOS transistor; (b) carrying out a thermal oxidation on the semiconductor substrate so as to form an oxide layer on the gate region, and etching anisotropically the oxide layer utilizing the oxidation preventing layer as a mask to expose the semiconductor substrate, wherein a portion of the oxide layer remains at peripheral portions of the gate region; (c) forming a gate insulating layer, and depositing a conductive layer in the gate region so as to form a gate electrode; (d) removing the oxidation preventing layer, and carrying out a first ion implantation; and (e) removing remaining portions of the insulating layer and the oxide layer, and carrying out a second impurity ion implantation.
Claim 3
Dependent Claim
18 words
The process of claim 1, wherein the thickness of the oxide layer is about 1500 to 5000 Å.
Claim 4
Dependent Claim
22 words
The process of claim 1, wherein, at said step (b), the oxide layer is etched by applying a reactive ion etching process.
Claim 5
Dependent Claim
13 words
The process of claim 1, wherein the oxidation preventing layer comprises silicon nitride.
Claim 6
Dependent Claim
16 words
The process of claim 1, wherein, at said step (c), the conductive layer comprises doped polysilicon.
Claim 7
Dependent Claim
69 words
The process of claim 1, wherein: at said step (a), the insulating layer on the semiconductor substrate comprises a thermally oxidized silicon oxide layer; at said step (e), the remaining insulating layer is removed by applying a wet etching method; and at said step (e), after carrying out the second impurity ion implantation, an insulating layer is formed on the semiconductor substrate, and a heat treatment is carried out.
Claim 8
Dependent Claim
18 words
The process of claim 1, wherein the gate insulating layer is formed by thermally oxidizing the semiconductor substrate.
Claim 9
Dependent Claim
32 words
The process of claim 1, wherein the semiconductor substrate includes a p well and an n well, and is divided into a non-active region and an active region for forming semiconductor devices.
Claim 10
Dependent Claim
45 words
The process of claim 1, wherein the first impurity ion implantation is carried out at a first ion concentration, and the second impurity ion implantation is carried out at a second ion concentration, wherein the first ion concentration is greater than the second ion concentration.
Claim 11
Dependent Claim
39 words
The process of claim 9, wherein, at said step (d), the first ion concentration implantation is carried out at a concentration of about 1.0×10 15 to 5.0×10 15 ions/cm 2 with an energy of about 20 to 40 KeV.
Claim 12
Dependent Claim
39 words
The process of claim 9, wherein, at said step (e), the second ion concentration implantation is carried out at a concentration of about 2.0×10 13 to 3.0×10 13 ions/cm 2 with an energy of about 20 to 40 KeV.
References Cited (Backward Citations)
JPS5785266A
Cited
US4639274A
Cited
JPS62296472A
Cited
US5371024A
Cited
US5248893A
Cited
US5108937A
Cited
US5342796A
Cited
JPH06112309A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-12-10 | 2000-06-10 | 2000-12-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-12-10 | 2004-06-10 | 2004-12-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-12-10 | 2008-06-10 | 2008-12-10 | $7700.00 | Window Closed / Lapsed |