US5580811A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for the fabrication of a semiconductor memory device having a capacitor
Assignee: SK Hynix Inc
•
Filing: 1995-05-03
•
Granted: 1996-12-03
•
Expires: 2015-05-03
Abstract
Abstract A method for the fabrication of a semiconductor device, capable of reducing the step between the cell region and the peripheral circuit region by forming a storage electrode having a similar height to that of a bit line in a region devoid of the bit line, and of establishing a cylindrical storage electrode without using an additional storage electrode mask by making an etch barrier layer over the bit line serve as a self-aligned etch barrier when a storage electrode contact hole is formed by an etch process using a storage electrode contact hole mask. It can ensure a sufficient allowance of depth of focus for subsequent lithography processes in addition to being simple and improving reliability.
Inventors
- 👤 Jae K. Kim
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 21:13
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/03; H10B12/033; H10B12/30; H10B12/31; H10B12/318
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
324 words
A method for fabricating a semiconductor device having one MOSFET and one capacitor on a semiconductor substrate, comprising the steps of: forming a MOSFET structure having a gate oxide film, a gate electrode, a first insulating film pattern, and a source electrode and a drain electrode on the semiconductor substrate; forming a second insulating film, a first etch barrier layer and a third insulating film upon an entire surface of the resulting structure after forming said MOSFET structure in sequence, said first etch barrier layer differing from said third insulating film in etch selection ratio; etching, in sequence, from said third insulating film to said second insulating film by use of a bit line contact mask, to form a bit line contact hole through which the drain electrode is exposed; forming a first insulating spacer at a side wall of said bit line contact hole; depositing a conductive layer for a bit line, a fourth insulating film layer and a second etch barrier layer upon an entire surface of the resulting structure after forming said first insulating spacer, in sequence; etching, in sequence, from said second etch barrier layer to said conductive layer for a bit line by use of a bit line mask, to form stacked pattern consisting of said bit line, said fourth insulating film and said second etch barrier; filling a gap between said stacked patterns with a fifth insulating film; etching, in sequence, from said fifth insulating film to said second insulating film by use of a storage electrode contact mask, to form a storage electrode contact hole through which said source electrode is exposed; forming a second insulating spacer at a side wall of said storage electrode contact hole; forming a conductive layer pattern along an exposed surface within said storage electrode contract hole, said conductive layer pattern playing a role of storage electrode; and forming a dielectric film and a plate electrode over said storage electrode, in sequence.
Claim 2
Independent Claim
324 words
A method for fabricating a semiconductor device having one MOSFET and one capacitor on a semiconductor substrate, comprising the steps of: forming a MOSFET structure having a gate oxide film, a gate electrode, a first insulating film pattern, and a source electrode and a drain electrode on the semiconductor substrate; forming a second insulating film, a first etch barrier layer and a third insulating film upon an entire surface of the resulting structure after forming said MOSFET structure in sequence, said first etch barrier layer differing from said third insulating film in etch selection ratio; etching, in sequence, from said third insulating film to said second insulating film by use of a bit line contact mask, to form a bit line contact hole through which the drain electrode is exposed; forming a first insulating spacer at a side wall of said bit line contact hole; depositing a conductive layer for a bit line, a fourth insulating film layer and a second etch barrier layer upon an entire surface of the resulting structure after forming said first insulating spacer, in sequence; etching, in sequence, from said second etch barrier layer to said conductive layer for a bit line by use of a bit line mask, to form stacked pattern consisting of said bit line, said fourth insulating film and said second etch barrier; filling a gap between said stacked patterns with a fifth insulating film; etching, in sequence, from said fifth insulating film to said second insulating film by use of a storage electrode contact mask, to form a storage electrode contact hole through which said source electrode is exposed; forming a second insulating spacer at a side wall of said storage electrode contact hole; forming a conductive layer pattern along an exposed surface within said storage electrode contract hole, said conductive layer pattern playing a role of storage electrode; and forming a dielectric film and a plate electrode over said storage electrode, in sequence.
Claim 3
Dependent Claim
30 words
A method in accordance with claim 1, wherein said first etch barrier layer and said second etch barrier layer are prepared from a nitride film and a silicon layer, respectively.
Claim 4
Dependent Claim
20 words
A method in accordance with claim 1, wherein said third and fifth insulating films both are prepared from borophosphosilicate glass.
Claim 5
Dependent Claim
66 words
A method in accordance with claim 1, wherein said step of forming a conductive layer pattern is accomplished by depositing a conductive layer over an entire surface of the resulting structure after the formation of a second insulating spacer, filling a photosensitive film upon the conductive layer within said storage electrode contact hole and etching said conductive layer with said photosensitive film serving as a mask.
Claim 6
Independent Claim
357 words
A method for fabricating a semiconductor device having one MOSFET and one capacitor on a semiconductor substrate, comprising the steps of: forming a MOSFET structure having a gate oxide film, a gate electrode, a first insulating film pattern, and a source electrode and a drain electrode on the semiconductor substrate; forming a second insulating film, a first etch barrier layer and a third insulating film upon an entire surface of the resulting structure after forming said MOSFET structure, in sequence, said first etch barrier layer differing from said third insulating film in etch selection ratio; etching, in sequence, from said third insulating film to said second insulating film by use of a bit line contact mask, to form a bit line contact hole through which the drain electrode is exposed; forming a first insulating spacer at a side wall of said bit line contact hole; depositing a conductive layer for a bit line, a fourth insulating film layer and a second etch barrier layer upon an entire surface of the resulting structure after forming said first insulating spacer, in sequence; etching, in sequence, from said second etch barrier layer to said conductive layer for bit line by use of a bit line mask, to form stacked pattern consisting of said bit line, said fourth insulating film and said second etch barrier; filling a gap between said stacked patterns with a fifth insulating film; etching, in sequence, from said fifth insulating film to said second insulating film by use of a storage electrode contact mask, to form a storage electrode contact hole through which said source electrode is exposed; oxidizing an end portion of said bit line, said end portion being exposed when said storage electrode contact hole is formed; forming a second insulating spacer at a side wall of said storage electrode contact hole; forming a conductive layer pattern along an exposed surface within said storage electrode contact hole, said conductive layer pattern playing a role of storage electrode; removing said second insulating spacer, to expose opposite surfaces of said storage electrode; and forming a dielectric film and a plate electrode over said storage electrode, in sequence.
Claim 7
Independent Claim
357 words
A method for fabricating a semiconductor device having one MOSFET and one capacitor on a semiconductor substrate, comprising the steps of: forming a MOSFET structure having a gate oxide film, a gate electrode, a first insulating film pattern, and a source electrode and a drain electrode on the semiconductor substrate; forming a second insulating film, a first etch barrier layer and a third insulating film upon an entire surface of the resulting structure after forming said MOSFET structure, in sequence, said first etch barrier layer differing from said third insulating film in etch selection ratio; etching, in sequence, from said third insulating film to said second insulating film by use of a bit line contact mask, to form a bit line contact hole through which the drain electrode is exposed; forming a first insulating spacer at a side wall of said bit line contact hole; depositing a conductive layer for a bit line, a fourth insulating film layer and a second etch barrier layer upon an entire surface of the resulting structure after forming said first insulating spacer, in sequence; etching, in sequence, from said second etch barrier layer to said conductive layer for bit line by use of a bit line mask, to form stacked pattern consisting of said bit line, said fourth insulating film and said second etch barrier; filling a gap between said stacked patterns with a fifth insulating film; etching, in sequence, from said fifth insulating film to said second insulating film by use of a storage electrode contact mask, to form a storage electrode contact hole through which said source electrode is exposed; oxidizing an end portion of said bit line, said end portion being exposed when said storage electrode contact hole is formed; forming a second insulating spacer at a side wall of said storage electrode contact hole; forming a conductive layer pattern along an exposed surface within said storage electrode contact hole, said conductive layer pattern playing a role of storage electrode; removing said second insulating spacer, to expose opposite surfaces of said storage electrode; and forming a dielectric film and a plate electrode over said storage electrode, in sequence.
Claim 8
Dependent Claim
30 words
A method in accordance with claim 5, wherein said first etch barrier layer and said second etch barrier layer are prepared from a nitride film and a silicon layer, respectively.
Claim 9
Dependent Claim
20 words
A method in accordance with claim 5, wherein said third and fifth insulating films both are prepared from borophosphosilicate glass.
Claim 10
Dependent Claim
66 words
A method in accordance with claim 5, wherein said step of forming a conductive layer pattern is accomplished by depositing a conductive layer over an entire surface of the resulting structure after the formation of a second insulating spacer, filling a photosensitive film upon the conductive layer within said storage electrode contact hole and etching said conductive layer with said photosensitive film serving as a mask.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-12-03 | 2000-06-03 | 2000-12-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-12-03 | 2004-06-03 | 2004-12-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-12-03 | 2008-06-03 | 2008-12-03 | $7700.00 | Window Closed / Lapsed |