Patent US3465460A successfully refreshed from Google Patents.
Patent US5580792A successfully refreshed from Google Patents.
US5580792A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of removing a catalyst substance from the channel region of a TFT after crystallization
Assignee: Semiconductor Energy Laboratory Co Ltd
•
Filing: 1995-02-13
•
Granted: 1996-12-03
•
Expires: 2015-02-13
Abstract
Abstract Method of fabricating a semiconductor device, such as a thin-film transistor, having improved characteristics and improved reliability. The method is initiated with formation of a thin amorphous silicon film on a substrate. A metallization layer containing at least one of nickel, iron, cobalt, and platinum is selectively formed on or under the amorphous silicon film so as to be in intimate contact with the silicon film, or these metal elements are added to the amorphous silicon film. The amorphous silicon film is thermally annealed to crystallize it. The surface of the obtained crystalline silicon film is etched to a depth of 20 to 200 Å, thus producing a clean surface. An insulating film is formed on the clean surface by CVD or physical vapor deposition. Gate electrodes are formed on the insulating film.
Inventors
- 👤 Hognyong Zhang
- 👤 Hideki Uochi
- 👤 Toru Takayama
- 👤 Yasuhiko Takemura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 12:57
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/031; H10D30/0312; H10D30/0314; H10D30/0321; H10D86/00; H10D86/01; Y; Y10; Y10S; Y10S148/00; Y10S148/016; Y10S148/06; Y10S148/15
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
158 words
A method of manufacturing an insulated gate thin film transistor comprising the steps of: disposing a catalyst substance adjacent to a silicon semiconductor film on a glass substrate, said catalyst capable of promoting a crystallization of said silicon semiconductor film; annealing said semiconductor film provided with said catalyst substance to crystallize said film; after said annealing, directly etching said catalyst substance from an upper surface of said semiconductor film over at least a channel forming region of the film in order to expose a clean surface of said semiconductor film; forming source and drain regions in said semiconductor film with said channel forming region therebeetween; forming a gate insulating layer on said upper surface after said etching; and forming a gate electrode adjacent to said gate insulating layer, wherein after said etching, at least said channel forming region of said semiconductor film contains said catalyst substance at a concentration of not higher than 1×10 20 atoms/cm 3 .
Claim 2
Independent Claim
158 words
A method of manufacturing an insulated gate thin film transistor comprising the steps of: disposing a catalyst substance adjacent to a silicon semiconductor film on a glass substrate, said catalyst capable of promoting a crystallization of said silicon semiconductor film; annealing said semiconductor film provided with said catalyst substance to crystallize said film; after said annealing, directly etching said catalyst substance from an upper surface of said semiconductor film over at least a channel forming region of the film in order to expose a clean surface of said semiconductor film; forming source and drain regions in said semiconductor film with said channel forming region therebeetween; forming a gate insulating layer on said upper surface after said etching; and forming a gate electrode adjacent to said gate insulating layer, wherein after said etching, at least said channel forming region of said semiconductor film contains said catalyst substance at a concentration of not higher than 1×10 20 atoms/cm 3 .
Claim 3
Dependent Claim
28 words
The method of claim 1 wherein said catalyst substance comprises a metal or metal silicide, said metal selected from the group consisting of Ni, Fe, Co and Pt.
Claim 4
Dependent Claim
14 words
The method of claim 1 wherein said silicon semiconductor film is 500-1500 Å thick.
Claim 5
Dependent Claim
12 words
The method of claim 1 wherein said etching is a wet etching.
Claim 6
Dependent Claim
12 words
The method of claim 1 wherein said etching is a dry etching.
Claim 7
Dependent Claim
25 words
The method of claim 1 wherein said semiconductor film is formed on an insulating surface and said catalyst substance is placed on said semiconductor film.
Claim 8
Dependent Claim
12 words
The method of claim 1 wherein said annealing is a thermal annealing.
Claim 9
Dependent Claim
31 words
The method of claim 1 wherein after said etching, said channel forming region of said semiconductor film contains said catalyst substance at a concentration greater than 1×10 17 atoms/cm 3 .
Claim 10
Independent Claim
146 words
A method of manufacturing an insulated gate thin film transistor comprising the steps of: disposing a catalyst substance adjacent to a silicon semiconductor film on a glass substrate, said catalyst capable of promoting a crystallization of said silicon semiconductor film; thermally annealing said semiconductor film provided with said catalyst substance; after said annealing, directly etching a surface of said semiconductor film including a channel forming region of the film, by using an etchant which contains a hydrofluoric acid; forming source and drain regions in said semiconductor film with said channel forming region therebetween; forming a gate insulating layer on said upper surface after said etching; and forming a gate electrode adjacent to said gate insulating layer, wherein after said etching, at least said channel forming region of said semiconductor film contains said catalyst substance at a concentration of not higher than 1×10 20 atoms/cm 3 .
Claim 11
Independent Claim
146 words
A method of manufacturing an insulated gate thin film transistor comprising the steps of: disposing a catalyst substance adjacent to a silicon semiconductor film on a glass substrate, said catalyst capable of promoting a crystallization of said silicon semiconductor film; thermally annealing said semiconductor film provided with said catalyst substance; after said annealing, directly etching a surface of said semiconductor film including a channel forming region of the film, by using an etchant which contains a hydrofluoric acid; forming source and drain regions in said semiconductor film with said channel forming region therebetween; forming a gate insulating layer on said upper surface after said etching; and forming a gate electrode adjacent to said gate insulating layer, wherein after said etching, at least said channel forming region of said semiconductor film contains said catalyst substance at a concentration of not higher than 1×10 20 atoms/cm 3 .
Claim 12
Dependent Claim
31 words
The method of claim 9 wherein after said etching, said channel forming region of said semiconductor film contains said catalyst substance at a concentration greater than 1×10 17 atoms/cm 3 .
Claim 13
Independent Claim
149 words
A method of manufacturing an insulated gate thin film transistor comprising the steps of: disposing a catalyst substance adjacent to a silicon semiconductor film on a glass substrate, said catalyst capable of promoting a crystallization of said silicon semiconductor film; thermally annealing said semiconductor film provided with said catalyst substance; and after said annealing, directly etching a surface of said semiconductor film over at least a channel forming region of the film by using a plasma which contains chlorine or fluorine; forming source and drain regions in said semiconductor film with said channel forming region therebetween; forming a gate insulating layer on said upper surface after said etching; and forming a gate electrode adjacent to said gate insulating layer, wherein after said etching, at least said channel forming region of said semiconductor film contains said catalyst substance at a concentration of not higher than 1×10 20 atoms/cm 3 .
Claim 14
Independent Claim
149 words
A method of manufacturing an insulated gate thin film transistor comprising the steps of: disposing a catalyst substance adjacent to a silicon semiconductor film on a glass substrate, said catalyst capable of promoting a crystallization of said silicon semiconductor film; thermally annealing said semiconductor film provided with said catalyst substance; and after said annealing, directly etching a surface of said semiconductor film over at least a channel forming region of the film by using a plasma which contains chlorine or fluorine; forming source and drain regions in said semiconductor film with said channel forming region therebetween; forming a gate insulating layer on said upper surface after said etching; and forming a gate electrode adjacent to said gate insulating layer, wherein after said etching, at least said channel forming region of said semiconductor film contains said catalyst substance at a concentration of not higher than 1×10 20 atoms/cm 3 .
Claim 15
Dependent Claim
31 words
The method of claim 11 wherein after said etching, said channel forming region of said semiconductor film contains said catalyst substance at a concentration greater than 1×10 17 atoms/cm 3 .
Claim 16
Independent Claim
134 words
A method of manufacturing an insulated gate thin film transistor comprising the steps of: disposing a catalyst substance adjacent to a silicon semiconductor film on a glass substrate, said catalyst capable of promoting a crystallization of said silicon semiconductor film; crystallizing said semiconductor film provided with said catalyst substance; and directly removing an excess amount of said catalyst substance from said semiconductor film over at least a channel forming region of the film, leaving said catalyst substance diffused in said channel forming region at a concentration of not higher than 1×10 20 atoms/cm 3 ; forming source and drain regions in said semiconductor film with said channel forming region therebetween; forming a gate insulating layer on said semiconductor film after said removing step; and forming a gate electrode adjacent to said gate insulating layer.
Claim 17
Independent Claim
134 words
A method of manufacturing an insulated gate thin film transistor comprising the steps of: disposing a catalyst substance adjacent to a silicon semiconductor film on a glass substrate, said catalyst capable of promoting a crystallization of said silicon semiconductor film; crystallizing said semiconductor film provided with said catalyst substance; and directly removing an excess amount of said catalyst substance from said semiconductor film over at least a channel forming region of the film, leaving said catalyst substance diffused in said channel forming region at a concentration of not higher than 1×10 20 atoms/cm 3 ; forming source and drain regions in said semiconductor film with said channel forming region therebetween; forming a gate insulating layer on said semiconductor film after said removing step; and forming a gate electrode adjacent to said gate insulating layer.
Claim 18
Dependent Claim
32 words
The method of claim 13 wherein after said removal step, said channel forming region of said semiconductor film contains said catalyst substance at a concentration greater than 1×10 17 atoms/cm 3 .
Claim 19
Independent Claim
149 words
A method of manufacturing an insulated gate thin film transistor comprising the steps of: disposing a catalyst substance adjacent to a silicon semiconductor film on a glass substrate, said catalyst capable of promoting a crystallization of said silicon semiconductor film; annealing said semiconductor film provided with said catalyst substance to crystallize said film; after said annealing, directly etching said catalyst substance over at least a channel forming region of the film in order to expose a clean surface of said semiconductor film; forming source and drain regions in said semiconductor film with said channel forming region therebetween; forming a gate insulating layer on said film after said etching; and forming a gate electrode adjacent to said gate insulating layer, wherein after said etching, at least said channel forming region of said semiconductor film contains said catalyst substance at a concentration of not higher than 1×10 20 atoms/cm 3 .
Claim 20
Independent Claim
149 words
A method of manufacturing an insulated gate thin film transistor comprising the steps of: disposing a catalyst substance adjacent to a silicon semiconductor film on a glass substrate, said catalyst capable of promoting a crystallization of said silicon semiconductor film; annealing said semiconductor film provided with said catalyst substance to crystallize said film; after said annealing, directly etching said catalyst substance over at least a channel forming region of the film in order to expose a clean surface of said semiconductor film; forming source and drain regions in said semiconductor film with said channel forming region therebetween; forming a gate insulating layer on said film after said etching; and forming a gate electrode adjacent to said gate insulating layer, wherein after said etching, at least said channel forming region of said semiconductor film contains said catalyst substance at a concentration of not higher than 1×10 20 atoms/cm 3 .
Claim 21
Dependent Claim
17 words
The method of claim 15 wherein said etching is performed using a plasma containing chlorine or fluorine.
Claim 22
Dependent Claim
17 words
The method of claim 15 wherein said etching is performed using an etchant containing a hydrofluoric acid.
Claim 23
Dependent Claim
32 words
The method of claim 15 wherein after said etching step, said channel forming region of said semiconductor film contains said catalyst substance at a concentration greater than 1×10 17 atoms/cm 3 .
References Cited (Backward Citations)
US3919765A
Cited
US4046608A
Cited
US4231809A
Cited
US4561171A
Cited
JPS59183729A
Cited
JPH02144561A
Cited
US5162241A
Cited
US5147826A
Cited
US5244819A
Cited
US5272119A
Cited
US5403772A
Cited
US5275851A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-12-03 | 2000-06-03 | 2000-12-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-12-03 | 2004-06-03 | 2004-12-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-12-03 | 2008-06-03 | 2008-12-03 | $7700.00 | Window Closed / Lapsed |