Patent US5576945A successfully refreshed from Google Patents.
US5576945A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Transaction monitor process with pre-arranged modules for a multiprocessor system
Assignee: Hewlett Packard Development Co LP
•
Filing: 1995-01-23
•
Granted: 1996-11-19
•
Expires: 2015-01-23
Abstract
Abstract A multiple processor system includes at least one process pair each including a plurality of modules. The modules perform functions related to multiple independent threads, and are arranged in a predetermined order such that higher modules are dependent upon lower modules, and lower modules are independent from higher modules. Each process pair is initially unaware of the number and order of the modules. The order of the modules is related to dependency and interdependency between the modules so that there is a portion of higher modules and a portion of lower modules. Multiple independent threads process the modules to cause activities in the portions of higher modules to take place before activities in the portions of lower modules.
Inventors
- 👤 Matthew C. McCline
- 👤 James M. Lyon
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 20:15
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/44; G06F9/445; G06F9/44521; G06F8/00; G06F8/40; G06F8/41; G06F8/45
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
76 words
A multiple processor system, comprising: At least one process pair; and a plurality of modules located within at least one of said process pair, said modules performing functions related to multiple independent threads, said modules arranged in a predetermined order, said predetermined order causing higher modules to be dependent on lower modules and lower modules to be independent from higher modules; whereby said process pair is initially unaware of the number and order of said modules.
Claim 2
Dependent Claim
76 words
A multiple processor system, comprising: At least one process pair; and a plurality of modules located within at least one of said process pair, said modules performing functions related to multiple independent threads, said modules arranged in a predetermined order, said predetermined order causing higher modules to be dependent on lower modules and lower modules to be independent from higher modules; whereby said process pair is initially unaware of the number and order of said modules.
Claim 3
Dependent Claim
15 words
The multiple processor system of claim 1, wherein a redundant bus interconnects said process pair.
Claim 4
Dependent Claim
27 words
The multiple processor system of claim 1, wherein said plurality of modules include a transaction management module, said transaction management module controlling the state of each transaction.
Claim 5
Dependent Claim
28 words
The multiple processor system of claim 1, wherein said plurality of modules include a data volume management module, said data volume management module controlling the state of disks.
Claim 6
Dependent Claim
31 words
The multiple processor system of claim 1, wherein said plurality of modules include a writing audit record module, said writing audit record module capable of writing records in an audit trail.
Claim 7
Dependent Claim
46 words
The multiple processor system of claim 1, wherein said plurality of modules include an audit trail management module, said audit trail management module capable of placing records in an audit trail, tracking the position of said audit trail, and coordinating the layout of said audit trail.
Claim 8
Independent Claim
104 words
A method of arranging modules in a multiple processor system, comprising the steps of: placing said modules in a predetermined order, said order related to dependency and interdependency between said modules, said order causing said modules to include a portion of higher modules and a portion of lower modules; processing multiple independent threads in said modules, said processing causing activities in said portion of higher modules to take place before activities in said portion of lower modules; starting said modules in a sequence related to said order of said modules; and stopping said modules in a sequence related to said order of said modules.
Claim 9
Independent Claim
104 words
A method of arranging modules in a multiple processor system, comprising the steps of: placing said modules in a predetermined order, said order related to dependency and interdependency between said modules, said order causing said modules to include a portion of higher modules and a portion of lower modules; processing multiple independent threads in said modules, said processing causing activities in said portion of higher modules to take place before activities in said portion of lower modules; starting said modules in a sequence related to said order of said modules; and stopping said modules in a sequence related to said order of said modules.
Claim 10
Dependent Claim
32 words
The method of claim 7, wherein said portion of higher modules depend on said portion of lower modules, and said portion of lower modules are independent from said portion of higher modules.
Claim 11
Dependent Claim
43 words
The method of claim 7, wherein said system is initially oblivious to the number of said modules and to said order of said modules, and wherein said system is oblivious to when said modules are added and to when said modules are deleted.
Claim 12
Dependent Claim
35 words
The method of claim 7, wherein said modules are located within at least two transaction monitors, and wherein said transaction monitors include at least one primary transaction monitor and at least one backup transaction monitor.
Claim 13
Dependent Claim
40 words
The method of claim 7, further comprising: changing the state of said modules in a sequence related to said order of said modules, said changing causing only one of said modules to change state at any one period in time.
References Cited (Backward Citations)
US4228496A
Cited
US4365295A
Cited
US4484275A
Cited
US4672535A
Cited
US4817091A
Cited
US4590555A
Cited
US4663706A
Cited
US4667287A
Cited
US5297281A
Cited
US5379428A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-11-19 | 2000-05-20 | 2000-11-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-11-19 | 2004-05-20 | 2004-11-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-11-19 | 2008-05-20 | 2008-11-19 | $7700.00 | Window Closed / Lapsed |