US5576241A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of separating semiconductor wafer with dielectrics
Assignee: Fuji Electric Co Ltd
•
Filing: 1995-05-31
•
Granted: 1996-11-19
•
Expires: 2015-05-31
Abstract
Abstract A method for separating a joined substrate type wafer, which wafer is composed of a pair of semiconductor substrates joined through an insulation film, utilizes dielectrics through simple processing steps. Trenches for separating a semiconductor substrate with dielectrics are dug from the surface of the substrate and a dielectrics film is deposited on the surface of the substrate including the trenches. Then poly-crystalline silicon under layer is grown by CVD method to a thickness of about 0.5 μm. Thereafter, a poly-crystalline silicon filler layer, which is deep enough to fill the trenches, is grown over the underlying poly-crystalline silicon under layer, followed by selectively removing the two poly-crystalline silicon layers from the surface of the substrate excluding the regions inside the trenches. An alternative embodiment contemplates depositing a second dielectrics film interposed between the poly-crystalline silicon under layer and the poly-crystalline silicon filler layer. The overall process substantially increases the insulation between the various semiconductor regions while increasing the smoothness of the dielectrics film by controlling the grain size of the poly-crystalline silicon matrix.
Inventors
- 👤 Yoshiyuki Sakai
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 04:53
CPC Classifications
H; H10; H10P; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10W; H10W10/00; H10W10/01; H10W10/061; H10W10/10; H10W10/181; H10W10/041; H10W10/40; Y; Y10; Y10S; Y10S148/00; Y10S148/05
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
224 words
A method for separating a wafer for integrated circuit apparatuses with dielectrics into a plurality of semiconductor regions insulated from each other, wherein said wafer includes a semiconductor substrate on an insulation film, the method comprising the steps of: digging at least one trench in said semiconductor substrate, wherein a depth of said trench is effective to expose said insulation film, wherein said trench is effective to form a first semiconductor substrate separated from a second semiconductor substrate; covering a surface of said wafer, said surface including said at least one trench and said first semiconductor substrate and said second semiconductor substrate, with a dielectrics film; depositing a poly-crystalline silicon under layer on an entire surface of said wafer, wherein said under layer is in a contacting relationship with said dielectrics film; depositing a poly-crystalline silicon filler layer and filling said at least one trench with said poly-crystalline silicon filler layer, wherein said poly-crystalline silicon under layer has a smaller average grain size and a smaller range of grain size than said poly-crystalline silicon filler layer; and removing each of said under layer and said filler layer from a part of said surface of said wafer wherein said part of said surface including said first semiconductor substrate and said second semiconductor substrate and said part of said surface excludes said at least one trench.
Claim 2
Independent Claim
224 words
A method for separating a wafer for integrated circuit apparatuses with dielectrics into a plurality of semiconductor regions insulated from each other, wherein said wafer includes a semiconductor substrate on an insulation film, the method comprising the steps of: digging at least one trench in said semiconductor substrate, wherein a depth of said trench is effective to expose said insulation film, wherein said trench is effective to form a first semiconductor substrate separated from a second semiconductor substrate; covering a surface of said wafer, said surface including said at least one trench and said first semiconductor substrate and said second semiconductor substrate, with a dielectrics film; depositing a poly-crystalline silicon under layer on an entire surface of said wafer, wherein said under layer is in a contacting relationship with said dielectrics film; depositing a poly-crystalline silicon filler layer and filling said at least one trench with said poly-crystalline silicon filler layer, wherein said poly-crystalline silicon under layer has a smaller average grain size and a smaller range of grain size than said poly-crystalline silicon filler layer; and removing each of said under layer and said filler layer from a part of said surface of said wafer wherein said part of said surface including said first semiconductor substrate and said second semiconductor substrate and said part of said surface excludes said at least one trench.
Claim 3
Dependent Claim
58 words
The method as claimed in claim 1, wherein said wafer includes an SOI type wafer, which further comprises at least one pair of a semiconductor substrate joined through a dielectrics film, wherein one of said at least one pair of said semiconductor substrate is provided with said trenches dug from a surface thereof down to the dielectrics film.
Claim 4
Dependent Claim
20 words
The method as claimed in claim 1, wherein said under layer is deposited to a thickness of about 0.5 μm.
Claim 5
Independent Claim
234 words
A method for separating a wafer for integrated circuit apparatuses with dielectrics into a plurality of semiconductor regions insulated from each other, wherein said wafer includes a semiconductor substrate on an insulation film, the method comprising the steps of: digging at least one trench in said semiconductor substrate, wherein the depth of said at least one trench is effective to expose said insulation film, wherein said at least one trench is effective to form a first semiconductor substrate separated from a second semiconductor substrate; covering a surface of said wafer including said at least one trench and said first semiconductor substrate and second semiconductor substrate with a dielectrics film; depositing a polycrystalline silicon under layer on an entire surface of said wafer, wherein said under layer is in a contacting relationship with said dielectrics film; covering said under layer with a second dielectrics film; depositing a poly-crystalline silicon filler layer on said entire surface and filling said at least one trench with said poly-crystalline silicon filler layer, wherein said poly-crystalline silicon under layer has a smaller average grain size and a smaller range of grain size than said poly-crystalline silicon filler layer; and removing said filler layer from a part of said surface of said wafer wherein said part of said surface includes said first semiconductor substrate and said second semiconductor substrate, and said part of said surface excludes said at least one trench.
Claim 6
Independent Claim
234 words
A method for separating a wafer for integrated circuit apparatuses with dielectrics into a plurality of semiconductor regions insulated from each other, wherein said wafer includes a semiconductor substrate on an insulation film, the method comprising the steps of: digging at least one trench in said semiconductor substrate, wherein the depth of said at least one trench is effective to expose said insulation film, wherein said at least one trench is effective to form a first semiconductor substrate separated from a second semiconductor substrate; covering a surface of said wafer including said at least one trench and said first semiconductor substrate and second semiconductor substrate with a dielectrics film; depositing a polycrystalline silicon under layer on an entire surface of said wafer, wherein said under layer is in a contacting relationship with said dielectrics film; covering said under layer with a second dielectrics film; depositing a poly-crystalline silicon filler layer on said entire surface and filling said at least one trench with said poly-crystalline silicon filler layer, wherein said poly-crystalline silicon under layer has a smaller average grain size and a smaller range of grain size than said poly-crystalline silicon filler layer; and removing said filler layer from a part of said surface of said wafer wherein said part of said surface includes said first semiconductor substrate and said second semiconductor substrate, and said part of said surface excludes said at least one trench.
Claim 7
Dependent Claim
50 words
The method as claimed in claim 4, wherein said wafer further comprises an SOI type wafer further comprising a pair of semiconductor substrates joined through a dielectrics film, wherein one of said pair of semiconductor substrates being provided with trenches dug from said surface thereof down to the dielectrics film.
Claim 8
Dependent Claim
20 words
The method as claimed in claim 4, wherein the under layer is deposited to a thickness of about 0.5 μm.
Claim 9
Dependent Claim
29 words
The method as claimed in claim 4, wherein said second dielectrics film comprises a silicon oxide film deposited to a thickness of about 0.1 μm to about 0.2 μm.
Claim 10
Dependent Claim
61 words
The method as claimed in claim 4, further including: removing said second dielectrics film and said under layer from said part of said surface to yield a remaining under layer and a remaining filler layer; and oxidizing said remaining under layer and said remaining filler layer to yield at least one oxidizing separation (n) film above said at least one trench.
Claim 11
Dependent Claim
38 words
The method as claimed in claim 8, further comprising: doping impurities in the surface of each of said remaining under layer and said remaining filler layer above said at least one trench prior to said step of oxidizing.
Claim 12
Dependent Claim
29 words
The method of claim 4 wherein said part of said surface excludes a peripheral area, of said first and said second semiconductor substrate, to said at least one trench.
References Cited (Backward Citations)
JPS58199536A
Cited
JPS59163897A
Cited
JPS615544A
Cited
US4528047A
Cited
JPS62216261A
Cited
JPS63215050A
Cited
US4916086A
Cited
JPH01239870A
Cited
US5124274A
Cited
US5336634A
Cited
JPH05190658A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-11-19 | 2000-05-20 | 2000-11-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-11-19 | 2004-05-20 | 2004-11-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-11-19 | 2008-05-20 | 2008-11-19 | $7700.00 | Window Closed / Lapsed |