Patent US5572658A successfully refreshed from Google Patents.
US5572658A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Network interface
Assignee: Robert Bosch GmbH
•
Filing: 1993-08-05
•
Granted: 1996-11-05
•
Expires: 2013-08-05
Abstract
Abstract A network interface is designed for two-wire reception via a serial bus and has a differential receiver which is connected to input lines. The network interface likewise has an element for recognizing error states on the bus lines. It is designed such that it changes into single-wire operation after recognizing the error state, in order to maintain the data traffic. In this case, one input line is connected to a fixed terminal potential. The terminal potential is in this case selected such that the magnitude of the potential difference between the two input lines is the same for both bit levels.
Inventors
- 👤 Thomas Mohr
- 👤 Claus Schmiederer
- 👤 Robert Kern
- 👤 Gerhard Decker
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 20:05
CPC Classifications
H; H04; H04L; H04L12/00; H04L12/28; H04L12/40; H04L12/40006; H04L12/40032; H04L2012/40208; H04L2012/40215; H04L2012/40267; H04L2012/40273
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
239 words
A network interface of a serial bus having at least a first bus line and a second bus line, comprising a differential receiver; at least a first input line and a second input line to which said differential receiver is connected, each of said input lines being connected to one of the bus lines; means for recognizing error states in a digital transmission of data via the bus; first further means which set a magnitude of a voltage difference between said two input lines (RX0, RX1) during error-free operation to a different magnitude for both bit levels; second further means which set said first input line (RX1) to a first terminal potential UK0 in accordance with the formula: UK0=(U.sub.RX1 (dom)+U.sub.RX1 (rec))/2 if the bus line connected to said first input line (RX1) is in an error state, said second further means setting said second input line (RX0) to a second terminal potential UK1 in accordance with the formula: UK1=(U.sub.RX0 (dom)+U.sub.RX0 (rec))/2 if the bus line connected to said second input line (RX0) is in an error state, said first and second terminal potentials being different from each other such that U RX1 (dom) and U RX1 (rec) represent a respective input potential for one of the two bit levels on said first input line, and U RX0 (dom) and U RX0 (rec) represent a respective input potential for one of the two bit levels on said second input line.
Claim 2
Dependent Claim
239 words
A network interface of a serial bus having at least a first bus line and a second bus line, comprising a differential receiver; at least a first input line and a second input line to which said differential receiver is connected, each of said input lines being connected to one of the bus lines; means for recognizing error states in a digital transmission of data via the bus; first further means which set a magnitude of a voltage difference between said two input lines (RX0, RX1) during error-free operation to a different magnitude for both bit levels; second further means which set said first input line (RX1) to a first terminal potential UK0 in accordance with the formula: UK0=(U.sub.RX1 (dom)+U.sub.RX1 (rec))/2 if the bus line connected to said first input line (RX1) is in an error state, said second further means setting said second input line (RX0) to a second terminal potential UK1 in accordance with the formula: UK1=(U.sub.RX0 (dom)+U.sub.RX0 (rec))/2 if the bus line connected to said second input line (RX0) is in an error state, said first and second terminal potentials being different from each other such that U RX1 (dom) and U RX1 (rec) represent a respective input potential for one of the two bit levels on said first input line, and U RX0 (dom) and U RX0 (rec) represent a respective input potential for one of the two bit levels on said second input line.
Claim 3
Dependent Claim
34 words
A network interface as defined in claim 1, wherein said means for recognizing error states in the digital transmission of data via the bus is means for recognizing short circuit in the bus lines.
Claim 4
Dependent Claim
34 words
A network interface as defined in claim 1, wherein said means for recognizing error states in the digital transmission of data via the bus is means for recognizing interruption states in the bus lines.
Claim 5
Dependent Claim
78 words
A network interface as defined in claim 1; and further comprising a plurality of points of a resistor network; and means for reproducing a reception of data via the bus and including two controllable switches connecting respectively at least one of said input lines to one bus line in a first switching state, and connecting at least one of said input lines to a respective one of said points of said resistor network in a second switching state.
Claim 6
Dependent Claim
65 words
A network interface as defined in claim 4, wherein said switches include a first switch connecting said first input line to a first one of said points of said resistor network, while said second switch connects said second input line to a second one of said points of said resistor network, said first point and said second point being different points of said resistor network.
Claim 7
Dependent Claim
38 words
A network interface as defined in claim 4, wherein said resistor network is formed so that a recessive bit level is present on said input lines when both said switches have been moved into the second switching state.
Claim 8
Dependent Claim
24 words
A network interface as defined in claim 1; and further comprising a bus coupling network connected between said input lines and the bus lines.
Claim 9
Dependent Claim
26 words
A network interface as defined in claim 7, wherein said bus coupling network includes two input voltage dividers connectable to the at least two bus lines.
References Cited (Backward Citations)
DE3826774A1
Cited
US5357518A
Cited
US5216674A
Cited
US5321689A
Cited
US5448561A
Cited
US5394678A
Cited
US5444626A
Cited
US5323385A
Cited
US5391970A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-11-05 | 2000-05-06 | 2000-11-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-11-05 | 2004-05-06 | 2004-11-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-11-05 | 2008-05-06 | 2008-11-05 | $7700.00 | Window Closed / Lapsed |