← Back to Patent Explorer
US5572549A Expired / Lapsed US ⏱️ 0.0 years remaining

Noise cancel circuit capable of cancelling noise from a pulse signal

Assignee: NEC Corp
•
Filing: 1995-04-27
•
Granted: 1996-11-05
•
Expires: 2015-04-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a noise cancel circuit for cancelling leading and travelling noises from an input pulse signal comprising a sequence of input pulses each of which is defined by a predetermined input pulse period and a predetermined input pulse width, a leading noise cancel circuit cancels the leading noise from the input pulse signal and produces a leading noise cancelled signal. A trailing noise cancel circuit cancels the trailing noise from the leading noise cancelled signal and produces a trailing noise cancelled signal. Thus, the noise cancel circuit produces an output pulse signal comprising a sequence of output pulses each of which is defined by an output pulse period equal to the predetermined input pulse period and an output pulse width equal to the predetermined input pulse width.

Inventors

  • 👤 Yuka Shimomura
  • 👤 Yasushi Aoki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 16:16
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/125; H03K5/1252

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 180 words
A noise cancel circuit for cancelling leading and trailing noise components from an input pulse signal comprising a sequence of input pulses each of which has a leading edge and a trailing edge and which is defined by a predetermined input pulse period and a predetermined input pulse width, said leading and said trailing noise components originating from said leading and said trailing edges, respectively, said noise cancel circuit producing an output pulse signal comprising a sequence of output pulses each of which is defined by an output pulse period equal to said predetermined input pulse period and an output pulse width equal to said predetermined input pulse width, said noise cancel circuit comprising: a leading noise cancel circuit supplied with said input pulse signal for cancelling said leading noise component from said input pulse signal to produce a leading noise cancelled signal; and a trailing noise cancel circuit connected to said leading noise cancel circuit for cancelling said trailing noise component from said leading noise cancelled signal to produce a trailing noise cancelled signal as said output pulse signal.
Claim 2
Dependent Claim 180 words
A noise cancel circuit for cancelling leading and trailing noise components from an input pulse signal comprising a sequence of input pulses each of which has a leading edge and a trailing edge and which is defined by a predetermined input pulse period and a predetermined input pulse width, said leading and said trailing noise components originating from said leading and said trailing edges, respectively, said noise cancel circuit producing an output pulse signal comprising a sequence of output pulses each of which is defined by an output pulse period equal to said predetermined input pulse period and an output pulse width equal to said predetermined input pulse width, said noise cancel circuit comprising: a leading noise cancel circuit supplied with said input pulse signal for cancelling said leading noise component from said input pulse signal to produce a leading noise cancelled signal; and a trailing noise cancel circuit connected to said leading noise cancel circuit for cancelling said trailing noise component from said leading noise cancelled signal to produce a trailing noise cancelled signal as said output pulse signal.
Claim 3
Dependent Claim 137 words
A noise cancel circuit as claimed in claim 1, wherein said leading noise cancel circuit comprises: a primary first delay unit supplied with said input pulse signal for giving a primary first delay to said input pulse signal to produce a primary first delayed signal having said primary first delay; a leading noise cancel instruction signal generating circuit supplied with said input pulse signal and said primary first delayed signal for generating a leading noise cancel instruction signal which instructs cancel of said leading noise component; and a leading noise cancel gate circuit connected to said primary first delay unit and said leading noise cancel instruction signal generating circuit for cancelling said leading noise component from said primary first delayed signal in accordance with said leading noise cancel instruction signal to produce said leading noise cancelled signal.
Claim 4
Dependent Claim 140 words
A noise cancel circuit as claimed in claim 2, wherein said trailing noise cancel circuit comprises: a secondary first delay unit supplied with said leading noise cancelled signal for giving a secondary first delay to said leading noise cancelled signal to produce a secondary first delayed signal having said secondary first delay; a trailing noise cancel instruction signal generating circuit supplied with said leading noise cancelled signal and said secondary first delayed signal for generating a trailing noise cancel instruction signal which instructs cancel of said trailing noise component; and a trailing noise cancel gate circuit connected to said secondary first delay unit and said trailing noise cancel instruction signal generating circuit for cancelling said trailing noise component from said secondary first delayed signal in accordance with said trailing noise cancel instruction signal to produce said trailing noise cancelled signal.
Claim 5
Dependent Claim 474 words
A noise cancel circuit for cancelling leading and trailing noise components from an input pulse signal comprising a sequence of input pulses each of which has a leading edge and a trailing edge and which is defined by a predetermined input pulse period and a predetermined input pulse width, said leading and said trailing noise components originating from said leading and said trailing edges, respectively, said noise cancel circuit producing an output pulse signal comprising a sequence of output pulses each of which is defined by an output pulse period equal to said predetermined input pulse period and an output pulse width equal to said predetermined input pulse width, said noise cancel circuit comprising: a leading noise cancel circuit supplied with said input pulse signal for cancelling said leading noise component from said input pulse signal to produce a leading noise cancelled signal; and a trailing noise cancel circuit connected to said leading noise cancel circuit for cancelling said trailing noise component from said leading noise cancelled signal to produce a trailing noise cancelled signal as said output pulse signal; said leading noise cancel circuit including a primary first delay unit supplied with said input pulse signal for giving a primary first delay to said input pulse signal to produce a primary first delayed signal having said primary first delay; a leading noise cancel instruction signal generating circuit supplied with said input pulse signal and said primary first delayed signal for generating a leading noise cancel instruction signal which instructs cancel of said leading noise component; and a leading noise cancel gate circuit connected to said primary first delay unit and said leading noise cancel instruction signal generating circuit for cancelling said leading noise component from said primary first delayed signal in accordance with said leading noise cancel instruction signal to produce said leading noise cancelled signal; said leading noise cancel instruction signal generating circuit comprising: a primary second delay unit connected to said primary first delay unit for giving a primary second delay to said primary first delayed signal to produce a primary second delayed signal; a primary inverter connected to said primary second delay unit for inverting said primary second delayed signal into an inverted primary second delayed signal; and a primary monostable multivibrator supplied with said input pulse signal as a trigger signal and with said inverted primary second delayed signal as an enable signal for producing a primary vibrator pulse signal, as said leading noise cancel instruction signal, having a primary pulse width; said leading noise cancel gate circuit being implemented by a primary NOR gate circuit connected to said first delay unit and said primary monostable multivibrator for carrying out a logical NOR operation of said primary first delayed signal and said primary vibrator pulse signal to produce a primary NOR result signal as said leading noise cancelled signal.
Claim 6
Dependent Claim 474 words
A noise cancel circuit for cancelling leading and trailing noise components from an input pulse signal comprising a sequence of input pulses each of which has a leading edge and a trailing edge and which is defined by a predetermined input pulse period and a predetermined input pulse width, said leading and said trailing noise components originating from said leading and said trailing edges, respectively, said noise cancel circuit producing an output pulse signal comprising a sequence of output pulses each of which is defined by an output pulse period equal to said predetermined input pulse period and an output pulse width equal to said predetermined input pulse width, said noise cancel circuit comprising: a leading noise cancel circuit supplied with said input pulse signal for cancelling said leading noise component from said input pulse signal to produce a leading noise cancelled signal; and a trailing noise cancel circuit connected to said leading noise cancel circuit for cancelling said trailing noise component from said leading noise cancelled signal to produce a trailing noise cancelled signal as said output pulse signal; said leading noise cancel circuit including a primary first delay unit supplied with said input pulse signal for giving a primary first delay to said input pulse signal to produce a primary first delayed signal having said primary first delay; a leading noise cancel instruction signal generating circuit supplied with said input pulse signal and said primary first delayed signal for generating a leading noise cancel instruction signal which instructs cancel of said leading noise component; and a leading noise cancel gate circuit connected to said primary first delay unit and said leading noise cancel instruction signal generating circuit for cancelling said leading noise component from said primary first delayed signal in accordance with said leading noise cancel instruction signal to produce said leading noise cancelled signal; said leading noise cancel instruction signal generating circuit comprising: a primary second delay unit connected to said primary first delay unit for giving a primary second delay to said primary first delayed signal to produce a primary second delayed signal; a primary inverter connected to said primary second delay unit for inverting said primary second delayed signal into an inverted primary second delayed signal; and a primary monostable multivibrator supplied with said input pulse signal as a trigger signal and with said inverted primary second delayed signal as an enable signal for producing a primary vibrator pulse signal, as said leading noise cancel instruction signal, having a primary pulse width; said leading noise cancel gate circuit being implemented by a primary NOR gate circuit connected to said first delay unit and said primary monostable multivibrator for carrying out a logical NOR operation of said primary first delayed signal and said primary vibrator pulse signal to produce a primary NOR result signal as said leading noise cancelled signal.
Claim 7
Dependent Claim 20 words
A noise cancel circuit as claimed in claim 4, wherein said primary monostable multivibrator is a retriggerable type monostable multivibrator.
Claim 8
Dependent Claim 605 words
A noise cancel circuit for cancelling leading and trailing noise components from an input pulse signal comprising a sequence of input pulses each of which has a leading edge and a trailing edge and which is defined by a predetermined input pulse period and a predetermined input pulse width, said leading and said trailing noise components originating from said leading and said trailing edges, respectively, said noise cancel circuit producing an output pulse signal comprising a sequence of output pulses each of which is defined by an output pulse period equal to said predetermined input pulse period and an output pulse width equal to said predetermined input pulse width, said noise cancel circuit comprising: a leading noise cancel circuit supplied with said input pulse signal for cancelling said leading noise component from said input pulse signal to produce a leading noise cancelled signal; and a trailing noise cancel circuit connected to said leading noise cancel circuit for cancelling said trailing noise component from said leading noise cancelled signal to produce a trailing noise cancelled signal as said output pulse signal; said leading noise cancel circuit comprising: a primary first delay unit supplied with said input pulse signal for giving a primary first delay to said input pulse signal to produce a primary first delayed signal having said primary first delay; a leading noise cancel instruction signal generating circuit supplied with said input pulse signal and said primary first delayed signal for generating a leading noise cancel instruction signal which instructs cancel of said leading noise component; and a leading noise cancel gate circuit connected to said primary first delay unit and said leading noise cancel instruction signal generating circuit for cancelling said leading noise component from said primary first delayed signal in accordance with said leading noise cancel instruction signal to produce said leading noise cancelled signal; said trailing noise cancel circuit comprising: a secondary first delay unit supplied with said leading noise cancelled signal for giving a secondary first delay to said leading noise cancelled signal to produce a secondary first delayed signal having said secondary first delay; a trailing noise cancel instruction signal generating circuit supplied with said leading noise cancelled signal and said secondary first delayed signal for generating a trailing noise cancel instruction signal which instructs cancel of said trailing noise component; and a trailing noise cancel gate circuit connected to said secondary first delay unit and said trailing noise cancel instruction signal generating circuit for cancelling said trailing noise component from said secondary first delayed signal in accordance with said trailing noise cancel instruction signal to produce said trailing noise cancelled signal; said trailing noise cancel instruction signal generating circuit comprising: a secondary second delay unit connected to said secondary first delay unit for giving a secondary second delay to said secondary first delayed signal to produce a secondary second delayed signal; a secondary inverter connected to said secondary second delay unit for inverting said secondary second delayed signal into an inverted secondary second delayed signal; and a secondary monostable multivibrator supplied with said leading noise cancelled signal as a trigger signal and with said inverted secondary second delayed signal as an enable signal for producing a secondary vibrator pulse signal, as said trailing noise cancel instruction signal, having a secondary pulse width; said trailing noise cancel gate circuit being implemented by a secondary NOR gate connected to said secondary first delay unit and said secondary monostable multivibrator for carrying out a logical NOR operation of said secondary first delayed signal and said secondary vibrator pulse signal to produce a secondary NOR result signal as said trailing noise cancelled signal.
Claim 9
Dependent Claim 605 words
A noise cancel circuit for cancelling leading and trailing noise components from an input pulse signal comprising a sequence of input pulses each of which has a leading edge and a trailing edge and which is defined by a predetermined input pulse period and a predetermined input pulse width, said leading and said trailing noise components originating from said leading and said trailing edges, respectively, said noise cancel circuit producing an output pulse signal comprising a sequence of output pulses each of which is defined by an output pulse period equal to said predetermined input pulse period and an output pulse width equal to said predetermined input pulse width, said noise cancel circuit comprising: a leading noise cancel circuit supplied with said input pulse signal for cancelling said leading noise component from said input pulse signal to produce a leading noise cancelled signal; and a trailing noise cancel circuit connected to said leading noise cancel circuit for cancelling said trailing noise component from said leading noise cancelled signal to produce a trailing noise cancelled signal as said output pulse signal; said leading noise cancel circuit comprising: a primary first delay unit supplied with said input pulse signal for giving a primary first delay to said input pulse signal to produce a primary first delayed signal having said primary first delay; a leading noise cancel instruction signal generating circuit supplied with said input pulse signal and said primary first delayed signal for generating a leading noise cancel instruction signal which instructs cancel of said leading noise component; and a leading noise cancel gate circuit connected to said primary first delay unit and said leading noise cancel instruction signal generating circuit for cancelling said leading noise component from said primary first delayed signal in accordance with said leading noise cancel instruction signal to produce said leading noise cancelled signal; said trailing noise cancel circuit comprising: a secondary first delay unit supplied with said leading noise cancelled signal for giving a secondary first delay to said leading noise cancelled signal to produce a secondary first delayed signal having said secondary first delay; a trailing noise cancel instruction signal generating circuit supplied with said leading noise cancelled signal and said secondary first delayed signal for generating a trailing noise cancel instruction signal which instructs cancel of said trailing noise component; and a trailing noise cancel gate circuit connected to said secondary first delay unit and said trailing noise cancel instruction signal generating circuit for cancelling said trailing noise component from said secondary first delayed signal in accordance with said trailing noise cancel instruction signal to produce said trailing noise cancelled signal; said trailing noise cancel instruction signal generating circuit comprising: a secondary second delay unit connected to said secondary first delay unit for giving a secondary second delay to said secondary first delayed signal to produce a secondary second delayed signal; a secondary inverter connected to said secondary second delay unit for inverting said secondary second delayed signal into an inverted secondary second delayed signal; and a secondary monostable multivibrator supplied with said leading noise cancelled signal as a trigger signal and with said inverted secondary second delayed signal as an enable signal for producing a secondary vibrator pulse signal, as said trailing noise cancel instruction signal, having a secondary pulse width; said trailing noise cancel gate circuit being implemented by a secondary NOR gate connected to said secondary first delay unit and said secondary monostable multivibrator for carrying out a logical NOR operation of said secondary first delayed signal and said secondary vibrator pulse signal to produce a secondary NOR result signal as said trailing noise cancelled signal.
Claim 10
Dependent Claim 20 words
A noise cancel circuit as claimed in claim 6, wherein said secondary monostable multivibrator is a retriggerable type monostable multivibrator.

References Cited (Backward Citations)

US3947848A Cited
US3626303A Cited
US3979683A Cited
JPS6198014A Cited
US4885639A Cited
US5448309A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-11-05 2000-05-06 2000-11-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-11-05 2004-05-06 2004-11-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-11-05 2008-05-06 2008-11-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag