← Back to Patent Explorer
US5572072A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device having a multi-layer metallization structure

Assignee: Samsung Electronics Co Ltd
•
Filing: 1994-11-16
•
Granted: 1996-11-05
•
Expires: 2014-11-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The invention relates to a wiring structure for a semiconductor device and a method for manufacturing the same, which fills up a contact hole of below one half micron. An insulating layer is formed on a semiconductor substrate, and a contact hole is formed in the insulating layer. On the insulating layer, a first metal is deposited via a CVD method to form a CVD metal layer or a CVD metal plug filling up the contact hole. Then, the thus-obtained CVD metal layer or the CVD metal plus is heat-treated in a vacuum at a high temperature below the melting point of the first metal, thereby planarizing the surface of the CVD metal layer. A second metal is deposited via a sputtering method on the CVD metal layer or on the CVD metal plug to thereby form a sputtered metal layer. The contact hole is filled up with the first metal by the CVD method and then a reliable sputtered metal layer is deposited via a sputtering method. The wiring layer can be used for semiconductor devices of the next generation.

Inventors

  • 👤 Sang-in Lee

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 03:23
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10P; H10P14/00; H10P14/40; H10P14/42; H10P14/43; H10P14/44; H10W20/032; H10W20/033; H10W20/042; H10W20/045; H10W20/047; H10W20/048; H10W20/052; H10W20/0523; H10W20/056; H10W20/057; H10W20/063; H10W20/0633; H10W20/40; H10W20/41; H10W20/425; Y; Y10; Y10S; Y10S257/00; Y10S257/915

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 199 words
A semiconductor device, comprising: a substrate; an insulating layer formed on said substrate; an opening formed in said insulating layer, said opening including a bottom surface comprised of a portion of said substrate; a composite diffusion barrier layer formed on said bottom surface of said opening and on walls of said insulating layer defining said opening, said composite diffusion barrier layer being comprised of at least first and second sub-layers, said composite diffusion barrier layer including wing portions extending laterally outwardly beyond an upper edge of said opening and on adjacent surface portions of said insulating layer; an oxide layer formed on said composite diffusion barrier layer; a nucleation layer formed on said oxide layer; a first metal layer formed on said nucleation layer, said first metal layer including a plug portion filling said opening and wing portions which extend laterally outwardly beyond an upper edge of said opening and on said wing portions of said composite diffusion barrier layer, said plug portion and said wing portions of said first metal layer being continuous and comprised of the same material; an intermediate layer formed on said first metal layer; and a second metal layer formed on said intermediate layer.
Claim 2
Dependent Claim 199 words
A semiconductor device, comprising: a substrate; an insulating layer formed on said substrate; an opening formed in said insulating layer, said opening including a bottom surface comprised of a portion of said substrate; a composite diffusion barrier layer formed on said bottom surface of said opening and on walls of said insulating layer defining said opening, said composite diffusion barrier layer being comprised of at least first and second sub-layers, said composite diffusion barrier layer including wing portions extending laterally outwardly beyond an upper edge of said opening and on adjacent surface portions of said insulating layer; an oxide layer formed on said composite diffusion barrier layer; a nucleation layer formed on said oxide layer; a first metal layer formed on said nucleation layer, said first metal layer including a plug portion filling said opening and wing portions which extend laterally outwardly beyond an upper edge of said opening and on said wing portions of said composite diffusion barrier layer, said plug portion and said wing portions of said first metal layer being continuous and comprised of the same material; an intermediate layer formed on said first metal layer; and a second metal layer formed on said intermediate layer.
Claim 3
Dependent Claim 16 words
The semiconductor device as set forth in claim 1, wherein said substrate comprises a semiconductor substrate.
Claim 4
Dependent Claim 204 words
A semiconductor device, comprising: a substrate; an insulating layer formed on said substrate; an opening formed in said insulating layer, said opening including a bottom surface comprised of a portion of said substrate; a composite diffusion barrier layer formed on said bottom surface of said opening and on walls of said insulating layer defining said opening, said composite diffusion barrier layer being comprised of at least first and second sub-layers, said composite diffusion barrier layer including win portions extending laterally outwardly beyond an upper edge of said opening and on adjacent surface portions of said insulating layer; a nucleation layer formed on said composite diffusion barrier layer; a first metal layer formed on said nucleation layer, said first metal layer including a plug portion filling said opening and wing portions which extend laterally outwardly beyond an upper edge of said opening and on said wing portions of said composite diffusion barrier layer, said plug portion and said wing portions of said first metal layer being continuous and comprised of the same material; an intermediate layer formed on said first metal layer, said intermediate layer comprising a further diffusion barrier layer having a <111>crystal orientation; and a second metal layer formed on said intermediate layer.
Claim 5
Dependent Claim 204 words
A semiconductor device, comprising: a substrate; an insulating layer formed on said substrate; an opening formed in said insulating layer, said opening including a bottom surface comprised of a portion of said substrate; a composite diffusion barrier layer formed on said bottom surface of said opening and on walls of said insulating layer defining said opening, said composite diffusion barrier layer being comprised of at least first and second sub-layers, said composite diffusion barrier layer including win portions extending laterally outwardly beyond an upper edge of said opening and on adjacent surface portions of said insulating layer; a nucleation layer formed on said composite diffusion barrier layer; a first metal layer formed on said nucleation layer, said first metal layer including a plug portion filling said opening and wing portions which extend laterally outwardly beyond an upper edge of said opening and on said wing portions of said composite diffusion barrier layer, said plug portion and said wing portions of said first metal layer being continuous and comprised of the same material; an intermediate layer formed on said first metal layer, said intermediate layer comprising a further diffusion barrier layer having a <111>crystal orientation; and a second metal layer formed on said intermediate layer.

References Cited (Backward Citations)

US4924295A Cited
US4910580A Cited
EP0430403A2 Cited
US5207868A Cited
US5202579A Cited
US5360996A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-11-05 2000-05-06 2000-11-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-11-05 2004-05-06 2004-11-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-11-05 2008-05-06 2008-11-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag