US5566301A
Expired / Lapsed
US
⏱️ 0.0 years remaining
ISDN audiovisual teleservices interface subsystem
Assignee: FutureTel Inc
•
Filing: 1992-11-16
•
Granted: 1996-10-15
•
Expires: 2012-11-16
Abstract
Abstract PCT No. PCT/US92/09876 Sec. 371 Date Jul. 19, 1994 Sec. 102(e) Date Jul. 19, 1994 PCT Filed Nov. 16, 1992 PCT Pub. No. WO93/16430 PCT Pub. Date Aug. 19, 1993The technical field of the invention generally concerns systems for audiovisual teleservices using digital telecommunication services such as Integrated Services Digital Network ("ISDN") communications. In the preferred embodiment, an interface subsystem (100) includes an ISDN interface circuit (130) for concurrently exchanging audiovisual information with an ISDN access. The interface subsystem (100) also includes a host computer interface circuit (144)for exchanging video, audio, high-speed, a low-speed data with a host digital computer. A computer program executed by a digital signal processing circuit (122) implements CCITT's H.221 and H.242 Recommendations for audiovisual teleservices, and provides a computer program at the application layer (44) of the OSI model that is executed by the host digital computer with an interface by which it can exchange video, audio, high-speed, and low-speed data with another compatible terminal using digital telecommunications.
Inventors
- 👤 Mark C. Koz
- 👤 Jack W. Lix
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 15:40
CPC Classifications
H; H04; H04N; H04N7/00; H04N7/14; H04N7/141; H04N7/148; G; G06; G06F; G06F3/00; G06F3/002; H04N7/16; H04N7/173; H04N7/17309; H04N7/17336; H04Q; H04Q11/00; H04Q11/04; H04Q11/0428; H04Q11/0435; H04Q11/0442; H04Q11/0471; H04Q2213/00; H04Q2213/052; H04Q2213/055; H04Q2213/058; H04Q2213/103; H04Q2213/202; H04Q2213/205; H04Q2213/208; H04Q2213/36
Claims Analysis
Total Claims: 33
Claim 1
Independent Claim
191 words
An interface subsystem adapted for exchanging digital audiovisual information using digital telecommunications, said interface subsystem also exchanging video and audio data with a host digital computer, said interface subsystem comprising: a first digital telecommunications interface circuit for exchanging digital audiovisual information with a first digital telecommunications access; a host computer interface circuit for exchanging video and audio data with the host digital computer; a random access memory for storing digital audiovisual information and video and audio data received from said interface circuits, said random access memory containing a plurality of sort buffers, each addressable location in said sort buffers holding at least one octet of audiovisual information received from the digital telecommunications access, the octets while present in said sort buffers being scanned to locate a frame alignment signal ("FAS") embedded therein; a programmable digital signal processing circuit coupled to said interface circuits and to said random access memory for controlling the operation of said interface circuits, for exchanging digital audiovisual information with said digital telecommunications interface circuit, for exchanging video and audio data with the host computer interface circuit, and for processing digital audiovisual information, and video and audio data.
Claim 2
Dependent Claim
191 words
An interface subsystem adapted for exchanging digital audiovisual information using digital telecommunications, said interface subsystem also exchanging video and audio data with a host digital computer, said interface subsystem comprising: a first digital telecommunications interface circuit for exchanging digital audiovisual information with a first digital telecommunications access; a host computer interface circuit for exchanging video and audio data with the host digital computer; a random access memory for storing digital audiovisual information and video and audio data received from said interface circuits, said random access memory containing a plurality of sort buffers, each addressable location in said sort buffers holding at least one octet of audiovisual information received from the digital telecommunications access, the octets while present in said sort buffers being scanned to locate a frame alignment signal ("FAS") embedded therein; a programmable digital signal processing circuit coupled to said interface circuits and to said random access memory for controlling the operation of said interface circuits, for exchanging digital audiovisual information with said digital telecommunications interface circuit, for exchanging video and audio data with the host computer interface circuit, and for processing digital audiovisual information, and video and audio data.
Claim 3
Dependent Claim
25 words
The interface subsystem of claim 1 further comprising a second digital telecommunications interface circuit for exchanging digital audiovisual information with a second digital telecommunications access.
Claim 4
Dependent Claim
27 words
The interface subsystem of claim 2 wherein said first digital telecommunications interface circuit exchanges digital audiovisual information with an Integrated Services Digital Network ("ISDN") basic rate access.
Claim 5
Dependent Claim
25 words
The interface subsystem of claim 3 wherein said second digital telecommunications interface circuit exchanges digital audiovisual information with a plurality of ISDN basic rate accesses.
Claim 6
Dependent Claim
36 words
The interface subsystem of claim 4 wherein said programmable digital signal processing circuit synchronizes digital audiovisual information concurrently received by said first interface subsystem and said second interface subsystem from the several ISDN basic rate accesses.
Claim 7
Dependent Claim
23 words
The interface subsystem of claim 1, wherein said first digital telecommunications interface circuit exchanges digital audiovisual information with an ISDN primary rate access.
Claim 8
Dependent Claim
30 words
The interface subsystem of claim 6 wherein said programmable digital signal processing circuit synchronizes digital audiovisual information concurrently received by the first interface subsystem from the ISDN primary rate access.
Claim 9
Dependent Claim
25 words
The interface subsystem of claim 6 wherein said programmable digital signal processing circuit multiplexes digitized video and audio data exchanged over the several telecommunications accesses.
Claim 10
Dependent Claim
30 words
The interface subsystem of claim 1 wherein a read only memory ("ROM") included in the random access memory stores a computer program executed by said programmable digital signal processing circuit.
Claim 11
Dependent Claim
33 words
The interface subsystem of claim 1 wherein said programmable digital signal processing circuit receives each successive word of digital audiovisual information following the receipt of such information by said digital telecommunications interface circuit.
Claim 12
Dependent Claim
27 words
The interface subsystem of claim 1 wherein said programmable digital signal processing circuit transmits each successive word of digital audiovisual information to said digital telecommunications interface circuit.
Claim 13
Dependent Claim
30 words
The interface subsystem of claim 1 wherein said programmable digital signal processing circuit controls the operation of said digital telecommunications interface circuit in response to initiation of digital telecommunications service.
Claim 14
Dependent Claim
27 words
The interface subsystem of claim 1 wherein said programmable digital signal processing circuit controls the operation of said digital telecommunications interface circuit to initiate digital telecommunication service.
Claim 15
Dependent Claim
33 words
The interface subsystem of claim 1 wherein said random access memory contains a plurality of receiving circular buffers for receiving a plurality of frames of audiovisual information from said digital telecommunications interface circuit.
Claim 16
Dependent Claim
66 words
The interface subsystem of claim 1 wherein after the FAS has been located in said sort buffers, said sort buffers receive successive frames of audiovisual information from the digital telecommunications access, the audiovisual information so received being registered in said sort buffers with the FAS located in the eighth bit of the first octet through the eighth bit of the eighth octet in said sort buffers.
Claim 17
Dependent Claim
39 words
The interface subsystem of claim 1 wherein after the FAS has been located in said sort buffers, video data and audio data are extracted from the audiovisual information in said sort buffers and stored into individual receiving data buffers.
Claim 18
Dependent Claim
23 words
The interface subsystem of claim 16 wherein said individual receiving data buffers are located in said random access memory of said interface subsystem.
Claim 19
Dependent Claim
52 words
The interface subsystem of claim 1 wherein a set of host computer interface receiving buffers may store video data and audio data after such data has been extracted out of the received audiovisual information, such data being removable from said set of host computer interface receiving buffers by the host digital computer.
Claim 20
Dependent Claim
48 words
The interface subsystem of claim 18 wherein said set of host computer interface receiving buffers are located in a shared random access memory located in said host computer interface circuit that may be accessed directly both by said digital signal processing circuit and by the host digital computer.
Claim 21
Dependent Claim
50 words
The interface subsystem of claim 18 wherein said digital telecommunications interface circuit receives a single stream of audiovisual information from a plurality of digital telecommunication connections, and video data and audio data are stored into said set of host computer interface receiving buffers after being extracted from such audiovisual information.
Claim 22
Dependent Claim
16 words
The interface subsystem of claim 18 wherein said host computer interface receiving buffers are circular buffers.
Claim 23
Dependent Claim
35 words
The interface subsystem of claim 18 adapted for receiving a message from the host digital computer for selecting among video data and audio data for storage into the set of host computer interface receiving buffers.
Claim 24
Dependent Claim
30 words
The interface subsystem of claim 18 adapted for transmitting a message to the host digital computer specifying that the set of host computer interface receiving buffers are full of data.
Claim 25
Dependent Claim
41 words
The interface subsystem of claim 1 adapted for receiving video data and audio data data stored into a set of host computer interface transmitting buffers by the host digital computer for transmission from said digital telecommunications interface circuit as audiovisual information.
Claim 26
Dependent Claim
44 words
The interface subsystem of claim 24 adapted for receiving a message from the host digital computer for selecting among video data and audio data in said set of host computer interface transmitting buffers for transmission from said digital telecommunications interface circuit as audiovisual information.
Claim 27
Dependent Claim
28 words
The interface subsystem of claim 24 adapted for transmitting a message to the host digital computer specifying that the set of host computer interface transmitting buffers lack data.
Claim 28
Dependent Claim
44 words
The interface subsystem of claim 24 adapted for receiving a message from the host digital computer specifying that audiovisual information is to be transmitted in accordance with a new bit-rate allocation signal ("BAS") as soon as the host computer interface transmitting buffers lack data.
Claim 29
Dependent Claim
47 words
The interface subsystem of claim 27 adapted for receiving video data and audio data stored by the host digital computer into individual sets of host computer interface transmitting buffers for transmission by said digital telecommunications interface circuit as separate audiovisual information carried by individual digital telecommunications connections.
Claim 30
Dependent Claim
39 words
The interface subsystem of claim 1 adapted for storing into individual sets of host computer interface receiving buffers video data and audio data extracted from audiovisual information received by said digital telecommunications interface circuit from individual digital telecommunications connections.
Claim 31
Dependent Claim
25 words
The interface subsystem of claim 1 adapted for transmitting a message to the host digital computer specifying that received audiovisual information included a new BAS.
Claim 32
Dependent Claim
30 words
The interface subsystem of claim 1 adapted for transmitting a message to the host digital computer specifying that audiovisual information is now being transmitted in accordance with a new BAS.
Claim 33
Dependent Claim
30 words
The interface subsystem of claim 1 adapted for receiving a message from the host digital computer specifying that audiovisual information is to be transmitted in accordance with a new BAS.
References Cited (Backward Citations)
US4145755A
Cited
US4441162A
Cited
US4433378A
Cited
US4513370A
Cited
US4623997A
Cited
US4625307A
Cited
US4635254A
Cited
US4754395A
Cited
US4858112A
Cited
US4989176A
Cited
US4985891A
Cited
US5029163A
Cited
US4991169A
Cited
US4985887A
Cited
US5184348A
Cited
US5197083A
Cited
US5319700A
Cited
US5150402A
Cited
US5228033A
Cited
US5367522A
Cited
US5268904A
Cited
US5276679A
Cited
US5440091A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-10-15 | 2000-04-15 | 2000-10-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-10-15 | 2004-04-15 | 2004-10-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-10-15 | 2008-04-15 | 2008-10-15 | $7700.00 | Window Closed / Lapsed |