US5557134A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Dielectric isolated type semiconductor device
Assignee: Denso Corp
•
Filing: 1994-11-16
•
Granted: 1996-09-17
•
Expires: 2014-11-16
Abstract
Abstract A dielectric isolated type semiconductor device which can achieve a reduction in crystalline defects by means of a simple production process is provided. High-concentration regions are formed as active regions on a surface portion of an islandish semiconductor region which is isolated from an adjacent semiconductor region by means of an isolation trench. According to a first aspect of the present invention, an N type crystalline defect suppression region doped at a high concentration and deeper than the high-concentration regions is formed over the entire surface of an adjacent semiconductor region. According to a second aspect of the present invention, a high-concentration N type crystalline defect suppression region is provided on a surface portion of a P type high-concentration region is formed with identical structure and by an identical production process. By means of these N type regions, crystalline defects are reduced.
Inventors
- 👤 Takayuki Sugisaka
- 👤 Toshio Sakakibara
- 👤 Shoji Miura
- 👤 Makio Iida
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 06:48
CPC Classifications
H; H10; H10P; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10D; H10D10/00; H10D10/311; H10D10/40; H10P36/00; H10P36/03; H10P36/07; H10W; H10W10/00; H10W10/01; H10W10/041; H10W10/061; H10W10/10; H10W10/181; H10W10/40; H10P90/1914
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
108 words
A dielectric isolated type semiconductor device comprising: a semiconductor substrate; an island semiconductor region disposed on said semiconductor substrate, a bottom of which region is isolated from said semiconductor substrate; a diffusion region for forming a semiconductor device, formed on a surface portion of said island semiconductor region; an adjacent semiconductor region disposed proximate to said island semiconductor region; and an N type region doped at a surface portion of said adjacent semiconductor region, having a doping concentration higher than said surface portion of said adjacent semiconductor region, and having a junction depth deeper than said diffusion region, whereby crystalline defects in said island semiconductor region are suppressed.
Claim 2
Dependent Claim
108 words
A dielectric isolated type semiconductor device comprising: a semiconductor substrate; an island semiconductor region disposed on said semiconductor substrate, a bottom of which region is isolated from said semiconductor substrate; a diffusion region for forming a semiconductor device, formed on a surface portion of said island semiconductor region; an adjacent semiconductor region disposed proximate to said island semiconductor region; and an N type region doped at a surface portion of said adjacent semiconductor region, having a doping concentration higher than said surface portion of said adjacent semiconductor region, and having a junction depth deeper than said diffusion region, whereby crystalline defects in said island semiconductor region are suppressed.
Claim 3
Dependent Claim
38 words
A dielectric isolated type semiconductor device according to claim 1, further comprising an isolation trench disposed between said island semiconductor region and said adjacent semiconductor region, whereby said island semiconductor region is isolated from said adjacent semiconductor region.
Claim 4
Dependent Claim
30 words
A dielectric isolated type semiconductor device according to claim 2, wherein said N type region is formed at an entire surface of said surface portion of said adjacent semiconductor region.
Claim 5
Dependent Claim
32 words
A dielectric isolated type semiconductor device according to claim 3, wherein said N type region is a region doped with phosphorus at said doping concentration of 1×10 19 atoms/cm 3 or more.
Claim 6
Dependent Claim
112 words
A dielectric isolated type semiconductor device comprising: a semiconductor substrate; an island semiconductor region disposed on said semiconductor substrate, a bottom of which region is isolated from a semiconductor substrate; a P type region for forming a semiconductor device, formed on a surface portion of said island semiconductor region; an N type region formed within said P type region and having a doping concentration higher than a doping concentration of said surface portion of said island semiconductor region; and an electrode of said semiconductor device contacting said P type region, said electrode contacting said N type region as well, wherein said N type region suppresses crystalline defects in said island semiconductor region.
Claim 7
Dependent Claim
112 words
A dielectric isolated type semiconductor device comprising: a semiconductor substrate; an island semiconductor region disposed on said semiconductor substrate, a bottom of which region is isolated from a semiconductor substrate; a P type region for forming a semiconductor device, formed on a surface portion of said island semiconductor region; an N type region formed within said P type region and having a doping concentration higher than a doping concentration of said surface portion of said island semiconductor region; and an electrode of said semiconductor device contacting said P type region, said electrode contacting said N type region as well, wherein said N type region suppresses crystalline defects in said island semiconductor region.
Claim 8
Dependent Claim
39 words
A dielectric isolated type semiconductor device according to claim 5, wherein said island semiconductor region and said P type region collectively form a diode as said semiconductor device and said P type region is an anode of said diode.
Claim 9
Dependent Claim
56 words
A dielectric isolated type semiconductor device according to claim 5, further comprising an adjacent semiconductor region disposed proximate to said island semiconductor region and an isolation trench disposed between said island semiconductor region and said adjacent semiconductor region, wherein said island semiconductor region is isolated from said adjacent semiconductor region by means of said isolation trench.
Claim 10
Dependent Claim
30 words
A dielectric isolated type semiconductor device according to claim 5, wherein said doping concentration of said N type region is higher than a doping concentration of said P type region.
Claim 11
Dependent Claim
32 words
A dielectric isolated type semiconductor device according to claim 8, wherein said N type region is a region doped with phosphorus at said doping concentration of 1×10 19 atoms/cm 3 or more.
Claim 12
Dependent Claim
51 words
A dielectric isolated type semiconductor device according to claim 5, wherein said island semiconductor region and said P type region collectively form a PNP bipolar transistor as said semiconductor device and said P type region is a region for one of an emitter and a collector of said PNP bipolar transistor.
Claim 13
Dependent Claim
167 words
A dielectric isolated semiconductor device comprising: a semiconductor substrate; an insulation film disposed on said semiconductor substrate; an N-type semiconductor island region for an element formation region disposed on said semiconductor substrate with said insulation film interposed therebetween, said semiconductor island region including a P-type diffusion region positioned at a surface thereof to form a semiconductor element within said semiconductor island region; an isolation wall including an insulating material and surrounding said semiconductor island region; an N-type adjacent semiconductor region disposed on said semiconductor substrate neighboring said semiconductor island region, said isolation wall being disposed between said semiconductor island region and said adjacent semiconductor region, said adjacent semiconductor region including an N-type diffusion region reaching from a surface of said adjacent semiconductor or a depth deeper than a depth of said P-type diffusion region in said semiconductor island regions, said N-type diffusion region making a doping concentration of a surface portion of said adjacent semiconductor region high, whereby crystalline defects in said semiconductor island region are suppressed.
Claim 14
Dependent Claim
167 words
A dielectric isolated semiconductor device comprising: a semiconductor substrate; an insulation film disposed on said semiconductor substrate; an N-type semiconductor island region for an element formation region disposed on said semiconductor substrate with said insulation film interposed therebetween, said semiconductor island region including a P-type diffusion region positioned at a surface thereof to form a semiconductor element within said semiconductor island region; an isolation wall including an insulating material and surrounding said semiconductor island region; an N-type adjacent semiconductor region disposed on said semiconductor substrate neighboring said semiconductor island region, said isolation wall being disposed between said semiconductor island region and said adjacent semiconductor region, said adjacent semiconductor region including an N-type diffusion region reaching from a surface of said adjacent semiconductor or a depth deeper than a depth of said P-type diffusion region in said semiconductor island regions, said N-type diffusion region making a doping concentration of a surface portion of said adjacent semiconductor region high, whereby crystalline defects in said semiconductor island region are suppressed.
Claim 15
Dependent Claim
26 words
A dielectric isolated type semiconductor device according to claim 11, wherein said adjacent semiconductor region surrounds said semiconductor island region with said isolation wall interposed therebetween.
Claim 16
Dependent Claim
30 words
A dielectric isolated type semiconductor device according to claim 12, wherein said N-type diffusion region is formed at an entire surface of said surface portion of said adjacent semiconductor region.
Claim 17
Dependent Claim
29 words
A dielectric isolated type semiconductor device according to claim 12, wherein said N-type diffusion region is a phosphorus diffused region whose concentration is 1×10 19 atoms/cm 3 or higher.
Claim 18
Dependent Claim
22 words
A dielectric isolated type semiconductor device according to claim 12, wherein said isolation wall includes a trench filled with said insulating material.
Claim 19
Dependent Claim
35 words
A dielectric isolated type semiconductor device according to claim 15, wherein said N-type diffusion region is a region an impurity of which is implanted into said adjacent semiconductor region after a formation of said trench.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-09-17 | 2000-03-18 | 2000-09-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-09-17 | 2004-03-18 | 2004-09-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-09-17 | 2008-03-18 | 2008-09-17 | $7700.00 | Window Closed / Lapsed |