Patent US5547882A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5547882A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for forming retrograde channel profile by phosphorus implantation through polysilicon gate

Assignee: Promos Technologies Inc
•
Filing: 1995-10-11
•
Granted: 1996-08-20
•
Expires: 2015-10-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for forming retrograde semiconductor substrate channel impurities profile of a semiconductor device by using phosphorus ions implantation, includes the steps of forming a sacrificial oxide layer on a semiconductor substrate, ion-implanting boron ions to adjust threshold voltage of the device, removing the sacrificial oxide layer, forming a gate oxide layer on the semiconductor substrate, depositing a gate polysilicon layer on the gate oxide layer, forming a gate by etching the gate polysilicon layer, ion-implanting firstly by implanting phosphorus ions to form lightly doped drain regions, and ion-implanting secondly by implanting phosphorus ions into the semiconductor substrate channel to form retrograde channel impurities profile as well as to achieve proper threshold voltage.

Inventors

  • 👤 Miin-Horng Juang
  • 👤 San-Jung Chang
  • 👤 Chin-Hsien Wang

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 22:40
CPC Classifications
H; H10; H10P; H10P30/00; H10P30/20; H10P30/202; H10P30/204; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10D62/00; H10D62/10; H10D62/17; H10D62/213; H10D62/221; H10D62/235; H10D62/314; H10P30/21; H10P30/212; H10D30/60; H10D30/601

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 118 words
A method for forming retrograde semiconductor substrate channel impurities profile by using the phosphorus ions implantation, comprising: forming a sacrificial oxide layer on said semiconductor substrate; ion-implanting boron ions to adjust threshold voltage of the device; removing said sacrificial oxide layer; forming a gate oxide layer on said silicon substrate; depositing a gate polysilicon layer on said gate oxide layer; forming a gate by etching said gate polysilicon layer; ion-implanting firstly by implanting phosphorus ions to form lightly doped drain regions; ion-implanting secondly by implanting phosphorus ions into said semiconductor substrate channel which is located between said lightly doped drain regions to form said retrograde semiconductor substrate channel impurities profile as well as to achieve proper threshold voltage.
Claim 2
Independent Claim 118 words
A method for forming retrograde semiconductor substrate channel impurities profile by using the phosphorus ions implantation, comprising: forming a sacrificial oxide layer on said semiconductor substrate; ion-implanting boron ions to adjust threshold voltage of the device; removing said sacrificial oxide layer; forming a gate oxide layer on said silicon substrate; depositing a gate polysilicon layer on said gate oxide layer; forming a gate by etching said gate polysilicon layer; ion-implanting firstly by implanting phosphorus ions to form lightly doped drain regions; ion-implanting secondly by implanting phosphorus ions into said semiconductor substrate channel which is located between said lightly doped drain regions to form said retrograde semiconductor substrate channel impurities profile as well as to achieve proper threshold voltage.
Claim 3
Dependent Claim 29 words
A method for forming retrograde semiconductor substrate channel impurities profile as in claim 1, wherein said sacrificial oxide layer has a thickness in the approximate range of 200-500 angstroms.
Claim 4
Dependent Claim 29 words
A method for forming retrograde semiconductor substrate channel impurities profile as in claim 1, wherein said gate oxide layer has a thickness in the approximate range of 100-300 angstroms.
Claim 5
Dependent Claim 29 words
A method for forming retrograde semiconductor substrate channel impurities profile as in claim 1, wherein said gate polysilicon layer has a thickness in the approximate range of 2000-3000 angstroms.
Claim 6
Dependent Claim 41 words
A method for forming retrograde semiconductor substrate channel impurities profile as in claim 1, wherein said lightly doped drain regions have an impurity concentration in the approximate range of 2E13/cm 2 and an implant energy in the range of 30 Kev.
Claim 7
Dependent Claim 41 words
A method for forming retrograde semiconductor substrate channel impurities profile as in claim 1, wherein said ion-implanting secondly by implanting phosphorus ions has a dosage in the range of 1.2E12/cm 2 and an implant energy in the range of 170 Kev.

References Cited (Backward Citations)

US4402761A Cited
US4578128A Cited
US5141882A Cited
US5422301A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-08-20 2000-02-19 2000-08-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-08-20 2004-02-19 2004-08-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-08-20 2008-02-19 2008-08-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag