Patent US4947689A successfully refreshed from Google Patents.
Patent US5780978A successfully refreshed from Google Patents.
Patent US5543859A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5543859A Expired / Lapsed US ⏱️ 0.0 years remaining

Horizontal contour emphasizing signal processor

Assignee: Panasonic Holdings Corp
•
Filing: 1995-04-06
•
Granted: 1996-08-06
•
Expires: 2015-04-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An improved horizontal contour emphasizing signal processor is provided with a detector to detect a period during which luminance signal changes are produced, a generator to generate a rectangular-wave signal during this period, and a multiplier for multiplying a first horizontal contour emphasizing signal derived from the luminance signal to the rectangular-wave signal to generate a second horizontal contour emphasizing signal, and in this case, a preshoot is added to the input luminance signal waveform at the starting part of a radical waveform change and an overshoot is added at the ending part of the waveform change in order to perform finer horizontal contour emphasizing.

Inventors

  • 👤 Minoru Miyata
  • 👤 Shigeru Kawakami

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 19:38
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/14; H04N5/20; H04N5/205; H04N5/208

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 105 words
A horizontal contour emphasizing signal processor in which an input luminance signal is converted to a first horizontal contour emphasizing signal, further comprising: detector means for detecting a period during which a change in the input luminance signal occurs, signal generator means for generating a generated signal during said period, multiplication means for multiplying said first horizontal contour emphasizing signal by said generated signal to produce a second horizontal contour emphasizing signal, delay means for delaying the input luminance signal for a predetermined period, and synthesizinq means for adding said second horizontal contour emphasizing signal to the input luminance signal delayed by said delay means.
Claim 2
Dependent Claim 105 words
A horizontal contour emphasizing signal processor in which an input luminance signal is converted to a first horizontal contour emphasizing signal, further comprising: detector means for detecting a period during which a change in the input luminance signal occurs, signal generator means for generating a generated signal during said period, multiplication means for multiplying said first horizontal contour emphasizing signal by said generated signal to produce a second horizontal contour emphasizing signal, delay means for delaying the input luminance signal for a predetermined period, and synthesizinq means for adding said second horizontal contour emphasizing signal to the input luminance signal delayed by said delay means.
Claim 3
Dependent Claim 179 words
A horizontal contour emphasizing signal processor comprising; a first delay-circuit delaying an input luminance signal for an arbitrary period, a second delay-circuit delaying the output signal of the first delay-circuit for the arbitrary period, a first subtraction circuit subtracting the output-signal of said first delay-circuit from the input-signal of said first delay-circuit, a second subtraction circuit subtracting the output-signal of second delay-circuit from the input signal of said second delay-circuit, a first multiplication circuit multiplying the output-signal of the first subtraction circuit to the output-signal of the second subtraction circuit, a second multiplication circuit obtaining a power of the output-signal of said first multiplication circuit, a limiter limiting the amplitude of said power of the output-signal obtained by said second multiplication circuit, a third subtraction circuit subtracting the output-signal of said second subtraction circuit from the output-signal of said first subtraction circuit, a third multiplication circuit multiplying the output-signal of said third subtraction circuit to the output-signal of said limiter, and a synthesizing circuit combining the output-signal of said third multiplication circuit to the output-signal of said first delay-circuit.
Claim 4
Dependent Claim 179 words
A horizontal contour emphasizing signal processor comprising; a first delay-circuit delaying an input luminance signal for an arbitrary period, a second delay-circuit delaying the output signal of the first delay-circuit for the arbitrary period, a first subtraction circuit subtracting the output-signal of said first delay-circuit from the input-signal of said first delay-circuit, a second subtraction circuit subtracting the output-signal of second delay-circuit from the input signal of said second delay-circuit, a first multiplication circuit multiplying the output-signal of the first subtraction circuit to the output-signal of the second subtraction circuit, a second multiplication circuit obtaining a power of the output-signal of said first multiplication circuit, a limiter limiting the amplitude of said power of the output-signal obtained by said second multiplication circuit, a third subtraction circuit subtracting the output-signal of said second subtraction circuit from the output-signal of said first subtraction circuit, a third multiplication circuit multiplying the output-signal of said third subtraction circuit to the output-signal of said limiter, and a synthesizing circuit combining the output-signal of said third multiplication circuit to the output-signal of said first delay-circuit.
Claim 5
Dependent Claim 23 words
A horizontal contour emphasizing signal processor according to claim 2 wherein; the power multiplication of said second multiplication circuit is an even degree.
Claim 6
Dependent Claim 164 words
A horizontal contour emphasizing signal processor comprising; a first delay-circuit delaying an input luminance signal for an arbitrary period, a second delay-circuit delaying the output-signal of said first delay circuit for the arbitrary period, a first subtraction circuit subtracting the output-signal of said first delay-circuit from the input-signal of said first delay-circuit, a second subtraction circuit subtracting the output-signal of said second delay-circuit from the input-signal of said second delay-circuit, a third subtraction circuit subtracting the output-signal of said second subtraction circuit from the output-signal of said first subtraction circuit, a differential circuit differentiating the output-signal of said first delay-circuit, a first multiplication circuit obtaining a power of the output-signal of said differential circuit, a limiter limiting the amplitude of output signal of said first multiplication circuit, a second multiplication circuit multiplying the output of said third subtraction circuit to the output-signal of said limiter, and a synthesizing circuit synthesizing the output-signal of said second multiplication circuit with the output-signal of said first delay-circuit.
Claim 7
Dependent Claim 164 words
A horizontal contour emphasizing signal processor comprising; a first delay-circuit delaying an input luminance signal for an arbitrary period, a second delay-circuit delaying the output-signal of said first delay circuit for the arbitrary period, a first subtraction circuit subtracting the output-signal of said first delay-circuit from the input-signal of said first delay-circuit, a second subtraction circuit subtracting the output-signal of said second delay-circuit from the input-signal of said second delay-circuit, a third subtraction circuit subtracting the output-signal of said second subtraction circuit from the output-signal of said first subtraction circuit, a differential circuit differentiating the output-signal of said first delay-circuit, a first multiplication circuit obtaining a power of the output-signal of said differential circuit, a limiter limiting the amplitude of output signal of said first multiplication circuit, a second multiplication circuit multiplying the output of said third subtraction circuit to the output-signal of said limiter, and a synthesizing circuit synthesizing the output-signal of said second multiplication circuit with the output-signal of said first delay-circuit.
Claim 8
Dependent Claim 23 words
A horizontal contour emphasizing signal processor according to claim 4 wherein; the power multiplication of said first multiplication circuit is an even degree.
Claim 9
Dependent Claim 38 words
A horizontal contour emphasizing signal processor according to claim 4 wherein; a selection circuit selecting the output-signal of said differential circuit according to the luminance signal provided in-between said differential circuit and said first multiplication circuit, is provided.
Claim 10
Dependent Claim 32 words
A horizontal contour emphasizing signal processor according to claim 6 wherein; said selection circuit selecting the output-signal of said differential circuit having an amplitude larger than a predetermined threshold value, is provided.
Claim 11
Dependent Claim 32 words
A horizontal contour emphasizing signal processor according to claim 6 wherein; said selection circuit selecting the output-signal of said differential circuit having a duration longer than a predetermined threshold value, is provided.
Claim 12
Dependent Claim 43 words
A horizontal contour emphasizing signal processor according to claim 7; wherein a means to instruct the threshold value of output-signal amplitude of said differential circuit having an amplitude larger than a predetermined value to select the output-signal of said differential circuit, is provided.
Claim 13
Dependent Claim 37 words
A horizontal contour emphasizing signal processor according to claim 8 wherein; a means to instruct the threshold-value of the output signal width of said differential circuit to select the output signal of said differential circuit, is provided.

References Cited (Backward Citations)

US4994915A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-08-06 2000-02-05 2000-08-06 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-08-06 2004-02-05 2004-08-06 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-08-06 2008-02-05 2008-08-06 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag