Patent US5543340A successfully refreshed from Google Patents.
US5543340A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for manufacturing offset polysilicon thin-film transistor
Assignee: Samsung Display Co Ltd
•
Filing: 1994-12-27
•
Granted: 1996-08-06
•
Expires: 2014-12-27
Abstract
Abstract In a method for fabricating an offset polysilicon thin-film transistor through the formation of silicide, the width of offset regions can be controlled as a narrow width of below 1 mu m. Drain voltage is decreased due to the reduction of the offset regions' width. The effect of an increased parallel resistance and a bias voltage dependency of an overlap capacitance due to the arrangement of low concentration ion region reduces leakage current and improves the response to applied voltages. Also, gate voltage is decreased due to the decreased gate resistance when the polysilicon of the gate is substituted with the silicide.
Inventors
- 👤 Joo-hyung Lee
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 21:24
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/031; H10D30/0312; H10D30/0314; H10P; H10P10/00; H10D30/0321; H10D30/60; H10D30/67; H10D30/6704; H10D30/6713; H10D30/6715; H10D30/6729; H10D30/6737; H10D30/6739; Y; Y10; Y10S; Y10S148/00; Y10S148/147
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
158 words
A method of manufacturing an offset polysilicon thin-film transistor having a silicide covered polysilicon gate disposed between source and drain regions formed in an active semiconductor layer, comprising the steps of: forming a polysilicon gate having a first thickness over the active semiconductor layer; covering the polysilicon gate with a metal layer having a second thickness; forming the source and drain regions on opposite sides of the metal covered polysilicon gate by implanting a high concentration of ions in the active layer using the metal covered polysilicon gate as a mask; after forming the source and drain region, heating the metal covered polysilicon gate to form a silicide layer having a third thickness by reaction of the polysilicon gate and the metal layer; removing a residual portion of the metal layer having a fourth thickness to expose offset regions having a width equal to the fourth thickness; and, implanting a low concentration of ions in the offset regions.
Claim 2
Independent Claim
158 words
A method of manufacturing an offset polysilicon thin-film transistor having a silicide covered polysilicon gate disposed between source and drain regions formed in an active semiconductor layer, comprising the steps of: forming a polysilicon gate having a first thickness over the active semiconductor layer; covering the polysilicon gate with a metal layer having a second thickness; forming the source and drain regions on opposite sides of the metal covered polysilicon gate by implanting a high concentration of ions in the active layer using the metal covered polysilicon gate as a mask; after forming the source and drain region, heating the metal covered polysilicon gate to form a silicide layer having a third thickness by reaction of the polysilicon gate and the metal layer; removing a residual portion of the metal layer having a fourth thickness to expose offset regions having a width equal to the fourth thickness; and, implanting a low concentration of ions in the offset regions.
Claim 3
Dependent Claim
21 words
The method of manufacturing a polysilicon thin-film transistor according to claim 1, wherein the fourth thickness is less than 1 μm.
Claim 4
Dependent Claim
41 words
The method of manufacturing a polysilicon thin-film transistor according to claim 1, wherein the metal layer is formed from a metal selected from the group consisting of Ti, Zr, Hf, V, Nb, Ta, Cr, Mo, Fe, Co, Ni, Pb, and Pt.
Claim 5
Dependent Claim
32 words
The method of manufacturing a polysilicon thin-film transistor according to claim 1, wherein the step of forming a metal layer comprises the step of vacuum-evaporating a metal layer over the polysilicon gate.
Claim 6
Independent Claim
210 words
A method of manufacturing a polysilicon thin-film transistor, comprising the steps of: forming an active layer over a substrate; forming a gate insulating layer over the active layer; forming a polysilicon gate over the gate insulating layer; forming a metal layer over the polysilicon gate to form a metal covered polysilicon gate; forming source and drain regions in the active layer on opposite sides of the metal covered polysilicon gate by implanting a high concentration of ions in the active layer using the metal covered polysilicon gate as a mask; after forming the source and drain regions, thermally treating the structure formed by the metal layer overlying the polysilicon gate to form a silicide layer from the polysilicon gate and the metal layer; removing a residual portion of the metal layer from the silicide layer to form a silicide covered polysilicon gale; forming offset regions in the active layer between the drain region and one side of the silicide covered polysilicon gate, and between the source region and another side of the silicide covered polysilicon gate by implanting a low concentration of ions in the active layer, such that the offset regions have a width corresponding to the thickness of the residual portion of the metal layer which was removed.
Claim 7
Independent Claim
210 words
A method of manufacturing a polysilicon thin-film transistor, comprising the steps of: forming an active layer over a substrate; forming a gate insulating layer over the active layer; forming a polysilicon gate over the gate insulating layer; forming a metal layer over the polysilicon gate to form a metal covered polysilicon gate; forming source and drain regions in the active layer on opposite sides of the metal covered polysilicon gate by implanting a high concentration of ions in the active layer using the metal covered polysilicon gate as a mask; after forming the source and drain regions, thermally treating the structure formed by the metal layer overlying the polysilicon gate to form a silicide layer from the polysilicon gate and the metal layer; removing a residual portion of the metal layer from the silicide layer to form a silicide covered polysilicon gale; forming offset regions in the active layer between the drain region and one side of the silicide covered polysilicon gate, and between the source region and another side of the silicide covered polysilicon gate by implanting a low concentration of ions in the active layer, such that the offset regions have a width corresponding to the thickness of the residual portion of the metal layer which was removed.
Claim 8
Dependent Claim
24 words
The method of manufacturing a polysilicon thin-film transistor according to claim 5, wherein the residual metal layer has a thickness less than 1 μm.
Claim 9
Dependent Claim
41 words
The method of manufacturing a polysilicon thin-film transistor according to claim 5, wherein the metal layer is formed from a metal selected from the group consisting of Ti, Zr, Hf, V, Nb, Ta, Cr, Mo, Fe, Co, Ni, Pb, and Pt.
Claim 10
Dependent Claim
32 words
The method of manufacturing a polysilicon thin-film transistor according to claim 5, wherein the step of forming a metal layer comprises the step of vacuum-evaporating a metal layer over the polysilicon gate.
References Cited (Backward Citations)
JPS59104167A
Cited
JPS60113472A
Cited
US4971922A
Cited
US4908326A
Cited
JPH01291463A
Cited
JPH02177442A
Cited
JPH02254729A
Cited
JPH02304935A
Cited
JPH02304934A
Cited
JPH03250632A
Cited
JPH0637106A
Cited
JPH06132300A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-08-06 | 2000-02-05 | 2000-08-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-08-06 | 2004-02-05 | 2004-08-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-08-06 | 2008-02-05 | 2008-08-06 | $7700.00 | Window Closed / Lapsed |