US5534800A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Sense amplifier, SRAM, and microprocessor
Assignee: Hitachi Ltd
•
Filing: 1993-10-07
•
Granted: 1996-07-09
•
Expires: 2013-10-07
Abstract
Abstract A sense amplifier for an SRAM providing both a small power consumption and a high speed sensing operation. The sense amplifier includes a first p-channel MOSFET having a source terminal connected to a bit line, a second p-channel MOSFET having a source terminal connected to another bit line, a first n-channel MOSFET having a drain terminal connected to a drain terminal of the first p-channel MOSFET and a gate terminal connected to a drain terminal of the second p-channel MOSFET and to a gate terminal of the first p-channel MOSFET, a second n-channel MOSFET having a drain terminal connected to a drain terminal of the second p-channel MOSFET, a gate terminal connected to a drain terminal of the first p-channel MOSFET and to a gate terminal of the second p-channel MOSFET, and a source terminal connected to a source terminal of the first n-channel MOSFET, a third p-channel MOSFET for controlling the connection/disconnection between a first power source (Vcc) and the drain terminal of the first p-channel MOSFET, a fourth p-channel MOSFET for controlling the connection/disconnection between the first power source Vcc and the drain terminal of the second p-channel MOSFET, and a third n-channel MOSFET for controlling the connection/disconnection between a second power source (ground) and the source terminals of the second n-channel MOSFETs.
Inventors
- 👤 Mitsuru Hiraki
- 👤 Yasuhiko Sasaki
- 👤 Koichi Seki
- 👤 Tatsuji Matsuura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 19:02
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/41; G11C11/413; G11C11/417; G11C11/419
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
201 words
A sense amplifier for an SRAM comprising: a first p-channel MOSFET having a source terminal connected to a first input signal line; a second p-channel MOSFET having a source terminal connected to a second input signal line; a first n-channel MOSFET having a drain terminal connected to a drain terminal of said first p-channel MOSFET and a gate terminal connected to a drain terminal of said second p-channel MOSFET and to a gate terminal of said first p-channel MOSFET; a second n-channel MOSFET having a drain terminal connected to said drain terminal of said second p-channel MOSFET, a gate terminal connected to said drain terminal of said first p-channel MOSFET and to a gate terminal of said second p-channel MOSFET, and a source terminal connected to a source terminal of said first n-channel MOSFET; a first switching circuit for controlling the connection/disconnection between a first power source and said source terminal of said first n-channel MOSFET; a second switching circuit for controlling the connection/disconnection between a second power source and said drain terminal of said first p-channel MOSFET; and a third switching circuit for controlling the connection/disconnection between said second power source and said drain terminal of said second p-channel MOSFET.
Claim 2
Dependent Claim
201 words
A sense amplifier for an SRAM comprising: a first p-channel MOSFET having a source terminal connected to a first input signal line; a second p-channel MOSFET having a source terminal connected to a second input signal line; a first n-channel MOSFET having a drain terminal connected to a drain terminal of said first p-channel MOSFET and a gate terminal connected to a drain terminal of said second p-channel MOSFET and to a gate terminal of said first p-channel MOSFET; a second n-channel MOSFET having a drain terminal connected to said drain terminal of said second p-channel MOSFET, a gate terminal connected to said drain terminal of said first p-channel MOSFET and to a gate terminal of said second p-channel MOSFET, and a source terminal connected to a source terminal of said first n-channel MOSFET; a first switching circuit for controlling the connection/disconnection between a first power source and said source terminal of said first n-channel MOSFET; a second switching circuit for controlling the connection/disconnection between a second power source and said drain terminal of said first p-channel MOSFET; and a third switching circuit for controlling the connection/disconnection between said second power source and said drain terminal of said second p-channel MOSFET.
Claim 3
Dependent Claim
157 words
A sense amplifier according to claim 1, wherein: said first switching circuit includes a third n-channel MOSFET having a drain terminal connected to said source terminal of said first n-channel MOSFET and a source terminal connected to said first power source; said second switching circuit includes a third p-channel MOSFET having a drain terminal connected to said drain terminal of said first p-channel MOSFET and a source terminal connected to said second power source; said third switching circuit includes a fourth p-channel MOSFET having a drain terminal connected to said drain terminal of said second p-channel MOSFET and a source terminal connected to said second power source; and said third n-channel MOSFET, said third p-channel MOSFET, and said fourth p-channel MOSFET, operate in response to a first control signal for making said sense amplifier active, said first control signal being applied to the gate terminals of said third n-channel and p-channel MOSFETs and said fourth p-channel MOSFET.
Claim 4
Dependent Claim
201 words
A sense amplifier for an SRAM comprising: a first n-channel MOSFET having a source terminal connected to a first input signal line; a second n-channel MOSFET having a source terminal connected to a second input signal line; a first p-channel MOSFET having a drain terminal connected to a drain terminal of said first n-channel MOSFET and a gate terminal connected to a drain terminal of said second n-channel MOSFET and to a gate terminal of said first n-channel MOSFET; a second p-channel MOSFET having a drain terminal connected to said drain terminal of said second n-channel MOSFET, a gate terminal connected to said drain terminal of said first n-channel MOSFET and to a gate terminal of said second n-channel MOSFET, and a source terminal connected to a source terminal of said first p-channel MOSFET; a first switching circuit for controlling the connection/disconnection between a second power source and said source terminal of said first p-channel MOSFET; a second switching circuit for controlling the connection/disconnection between a first power source and said drain terminal of said first n-channel MOSFET; and a third switching circuit for controlling the connection/disconnection between said first power source and said drain terminal of said second n-channel MOSFET.
Claim 5
Dependent Claim
201 words
A sense amplifier for an SRAM comprising: a first n-channel MOSFET having a source terminal connected to a first input signal line; a second n-channel MOSFET having a source terminal connected to a second input signal line; a first p-channel MOSFET having a drain terminal connected to a drain terminal of said first n-channel MOSFET and a gate terminal connected to a drain terminal of said second n-channel MOSFET and to a gate terminal of said first n-channel MOSFET; a second p-channel MOSFET having a drain terminal connected to said drain terminal of said second n-channel MOSFET, a gate terminal connected to said drain terminal of said first n-channel MOSFET and to a gate terminal of said second n-channel MOSFET, and a source terminal connected to a source terminal of said first p-channel MOSFET; a first switching circuit for controlling the connection/disconnection between a second power source and said source terminal of said first p-channel MOSFET; a second switching circuit for controlling the connection/disconnection between a first power source and said drain terminal of said first n-channel MOSFET; and a third switching circuit for controlling the connection/disconnection between said first power source and said drain terminal of said second n-channel MOSFET.
Claim 6
Dependent Claim
157 words
A sense amplifier according to claim 3, wherein: said first switching circuit includes a third p-channel MOSFET having a drain terminal connected to said source terminal of said first p-channel MOSFET and a source terminal connected to said second power source; said second switching circuit includes a third n-channel MOSFET having a drain terminal connected to said drain terminal of said first n-channel MOSFET and a source terminal connected to said first power source; said third switching circuit includes a fourth n-channel MOSFET having a drain terminal connected to said drain terminal of said second n-channel MOSFET and a source terminal connected to said first power source; and said third p-channel MOSFET, said third n-channel MOSFET, and said fourth n-channel MOSFET, operate in response to a first control signal for making said sense amplifier active, said first control signal being applied to the gate terminals of said third p-channel and n-channel MOSFETs and said fourth n-channel MOSFET.
Claim 7
Dependent Claim
69 words
A sense amplifier according to claim 1, wherein said first input signal line is connected to a plurality of memory cells and to said second power source via a drain-source path of one of a fifth p-channel MOSFET, and said second input signal line is connected to said plurality of memory cells and to said second power source via a drain-source path of one of a sixth p-channel MOSFET.
Claim 8
Dependent Claim
95 words
A sense amplifier for an SRAM according to claim 1, wherein said first input signal line is connected to a first data bus, said second input signal line is connected to a second data bus, said first and second data buses are electrically connected to an output of a second sense amplifier, said first input signal line is supplied with an output signal of said second sense amplifier through said first data bus, and said second input signal line is supplied with an output signal of said second sense amplifier through said second data bus.
Claim 9
Dependent Claim
95 words
A sense amplifier for an SRAM according to claim 3, wherein said first input signal line is connected to a first data bus, said second input signal line is connected to a second data bus, said first and second data buses are electrically connected to an output of a second sense amplifier, said first input signal line is supplied with an output signal of said second sense amplifier through said first data bus, and said second input signal line is supplied with an output signal of said second sense amplifier through said second data bus.
Claim 10
Dependent Claim
225 words
A semiconductor integrated circuit comprising: an arithmetic and control unit; an SRAM connected to said arithmetic and control unit; and a sense amplifier for said SRAM; wherein said sense amplifier comprises: a first p-channel MOSFET having a source terminal connected to a first input signal line; a second p-channel MOSFET having a source terminal connected to a second input signal line; a first n-channel MOSFET having a drain terminal connected to a drain terminal of said first p-channel MOSFET and a gate terminal connected to a drain terminal of said second p-channel MOSFET and to a gate terminal of said first p-channel MOSFET; a second n-channel MOSFET having a drain terminal connected to said drain terminal of said second p-channel MOSFET, a gate terminal connected to said drain terminal of said first p-channel MOSFET and to a gate terminal of said second p-channel MOSFET, and a source terminal connected to a source terminal of said first n-channel MOSFET; a first switching circuit for controlling the connection/disconnection between a first power source and said source terminal of said first n-channel MOSFET; a second switching circuit for controlling the connection/disconnection between a second power source and said drain terminal of said first p-channel MOSFET; and a third switching circuit for controlling the connection/disconnection between said second power source and said drain terminal of said second p-channel MOSFET.
Claim 11
Dependent Claim
225 words
A semiconductor integrated circuit comprising: an arithmetic and control unit; an SRAM connected to said arithmetic and control unit; and a sense amplifier for said SRAM; wherein said sense amplifier comprises: a first p-channel MOSFET having a source terminal connected to a first input signal line; a second p-channel MOSFET having a source terminal connected to a second input signal line; a first n-channel MOSFET having a drain terminal connected to a drain terminal of said first p-channel MOSFET and a gate terminal connected to a drain terminal of said second p-channel MOSFET and to a gate terminal of said first p-channel MOSFET; a second n-channel MOSFET having a drain terminal connected to said drain terminal of said second p-channel MOSFET, a gate terminal connected to said drain terminal of said first p-channel MOSFET and to a gate terminal of said second p-channel MOSFET, and a source terminal connected to a source terminal of said first n-channel MOSFET; a first switching circuit for controlling the connection/disconnection between a first power source and said source terminal of said first n-channel MOSFET; a second switching circuit for controlling the connection/disconnection between a second power source and said drain terminal of said first p-channel MOSFET; and a third switching circuit for controlling the connection/disconnection between said second power source and said drain terminal of said second p-channel MOSFET.
Claim 12
Dependent Claim
78 words
A sense amplifier for an SRAM according to claim 1, wherein said first power source has a lower potential level than said second power source, said second and third switching circuits are arranged to be in a state of disconnection when said first switching circuit is in a state of connection, and said second and third switching circuits are arranged to be in a state of connection when said first switching circuit is in a state of disconnection.
Claim 13
Dependent Claim
78 words
A sense amplifier for an SRAM according to claim 3, wherein said first power source has a lower potential level than said second power source, said second and third switching circuits are arranged to be in a state of disconnection when said first switching circuit is in a state of connection, and said second and third switching circuits are arranged to be in a state of connection when said first switching circuit is in a state of disconnection.
Claim 14
Dependent Claim
254 words
A sense amplifier comprising: a first MOSFET and a second MOSFET each having a first conductivity type channel; a third MOSFET and a fourth MOSFET each having a second conductivity type channel; a first input signal line and a second input signal line; wherein, a source terminal of said third MOSFET is connected to a source terminal of said fourth MOSFET, a drain terminal of said third MOSFET is connected to a gate terminal of said second MOSFET and a gate terminal of said fourth MOSFET, a drain terminal of said fourth MOSFET is connected to a gate terminal of said first MOSFET and a gate terminal of said third MOSFET, a source-drain path of said first MOSFET is connected between said first input signal line and said drain terminal of said third MOSFET, a drain terminal of said first MOSFET is connected to said drain terminal of said third MOSFET, a drain terminal of said second MOSFET is connected to said drain terminal of said fourth MOSFET, and a source-drain path of said second MOSFET is connected between said second input signal line and said drain terminal of said fourth MOSFET; a first switching circuit, connected to said source terminal of said third MOSFET, for controlling the enable/disable of said sense amplifier; a second switching circuit for controlling the connection/disconnection between a power source and said drain terminal of said third MOSFET; and a third switching circuit for controlling the connection/disconnection between said power source and said drain terminal of said fourth MOSFET.
Claim 15
Dependent Claim
254 words
A sense amplifier comprising: a first MOSFET and a second MOSFET each having a first conductivity type channel; a third MOSFET and a fourth MOSFET each having a second conductivity type channel; a first input signal line and a second input signal line; wherein, a source terminal of said third MOSFET is connected to a source terminal of said fourth MOSFET, a drain terminal of said third MOSFET is connected to a gate terminal of said second MOSFET and a gate terminal of said fourth MOSFET, a drain terminal of said fourth MOSFET is connected to a gate terminal of said first MOSFET and a gate terminal of said third MOSFET, a source-drain path of said first MOSFET is connected between said first input signal line and said drain terminal of said third MOSFET, a drain terminal of said first MOSFET is connected to said drain terminal of said third MOSFET, a drain terminal of said second MOSFET is connected to said drain terminal of said fourth MOSFET, and a source-drain path of said second MOSFET is connected between said second input signal line and said drain terminal of said fourth MOSFET; a first switching circuit, connected to said source terminal of said third MOSFET, for controlling the enable/disable of said sense amplifier; a second switching circuit for controlling the connection/disconnection between a power source and said drain terminal of said third MOSFET; and a third switching circuit for controlling the connection/disconnection between said power source and said drain terminal of said fourth MOSFET.
Claim 16
Dependent Claim
34 words
A sense amplifier according to claim 11, further comprising: a second power source; wherein said first switching circuit controls the connection/disconnection between said second power source and said source terminal of said third MOSFET.
Claim 17
Dependent Claim
146 words
A sense amplifier according to claim 11, wherein: said first switching circuit includes a fifth MOSFET having a drain terminal connected to said source terminal of said third MOSFET and a source terminal connected to said second power source; said second switching circuit includes a sixth MOSFET having a drain terminal connected to said drain terminal of said third MOSFET and a source terminal connected to said power source; said third switching circuit includes a seventh MOSFET having a drain terminal connected to said drain terminal of said fourth MOSFET and a source terminal connected to said power source; and said fifth MOSFET, said sixth MOSFET and said seventh MOSFET operate in response to a first control signal for making said sense amplifier active, said first control signal being applied to the gate terminals of said fifth MOSFET and said sixth MOSFET and said seventh MOSFET.
Claim 18
Dependent Claim
24 words
A sense amplifier according to claim 12, wherein a potential of said power source is higher than a potential of said second power source.
Claim 19
Dependent Claim
24 words
A sense amplifier according to claim 13, wherein a potential of said power source is higher than a potential of said second power source.
References Cited (Backward Citations)
US4441771A
Cited
US4567389A
Cited
US4680735A
Cited
US4616148A
Cited
US4651305A
Cited
US5243573A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-07-09 | 2000-01-08 | 2000-07-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-07-09 | 2004-01-08 | 2004-07-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-07-09 | 2008-01-08 | 2008-07-09 | $7700.00 | Window Closed / Lapsed |