US4616148A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Sense amplifier
Assignee: Toshiba Corp
•
Filing: 1985-10-30
•
Granted: 1986-10-07
•
Expires: 2005-10-30
Abstract
Abstract A sense amplifier in use for a memory device is made up of a pair of Schmitt trigger circuits. These Schmitt trigger circuits are cross coupled with each other so that each of the Schmitt trigger circuits operates in response to a predetermined high potential difference. The predetermined potential difference is high enough to operate each Schmitt trigger circuit according to the steeper slope of the two long slopes of a hysteresis loop of the Schmitt trigger circuit.
Inventors
- 👤 Kiyofumi Ochii
- 👤 Hiroshi Yasuda
- 👤 Fujio Masuoka
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 06:12
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C7/00; G11C7/06; G11C7/065; G11C7/062; H; H03; H03K; H03K3/00; H03K3/02; H03K3/353; H03K3/356; H03K3/356104
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
337 words
A sense amplifier comprising: a first Schmitt trigger circuit comprising a first MOS transistor of the first polarity connected between a first power source potential and a first output terminal, second and third MOS transistors of the second polarity, the source-drain paths of said second and third MOS transistors being inserted in series between said first output terminal and a second power source potential, the gates of said second and third MOS transistors being connected together and to a first input terminal to be coupled for reception with a first input potential, and a fourth MOS transistor of the second polarity of which the source-drain path is inserted between said first power source potential and a node between the source-drain paths of said second and third MOS transistors, the gate of said fourth MOS transistor being connected to said first output terminal; a second Schmitt trigger circuit comprising a fifth MOS transistor of the first polarity connected between said first power source potential and a second output terminal, sixth and seventh MOS transistors of the second polarity, the source-drain paths of said sixth and seventh MOS transistors being inserted in series between said second output terminal and said second power source potential, the gates of said sixth and seventh MOS transistors being connected together and to a second input terminal to be coupled for reception with a second input potential, and an eighth MOS transistor of the second polarity whose source-drain path is inserted between said first power source potential and a node between the source-drain paths of said sixth and seventh MOS transistors, the gate of said eighth MOS transistor being connected to said second output terminal; the gate of said first MOS transistor in said first Schmitt trigger circuit being connected to said node between the source-drain paths of said sixth and seventh MOS transistors; and the gate of said fifth MOS transistor in said second Schmitt trigger circuit being connected to said node between the source-drain paths of said second and third MOS transistors.
Claim 2
Dependent Claim
337 words
A sense amplifier comprising: a first Schmitt trigger circuit comprising a first MOS transistor of the first polarity connected between a first power source potential and a first output terminal, second and third MOS transistors of the second polarity, the source-drain paths of said second and third MOS transistors being inserted in series between said first output terminal and a second power source potential, the gates of said second and third MOS transistors being connected together and to a first input terminal to be coupled for reception with a first input potential, and a fourth MOS transistor of the second polarity of which the source-drain path is inserted between said first power source potential and a node between the source-drain paths of said second and third MOS transistors, the gate of said fourth MOS transistor being connected to said first output terminal; a second Schmitt trigger circuit comprising a fifth MOS transistor of the first polarity connected between said first power source potential and a second output terminal, sixth and seventh MOS transistors of the second polarity, the source-drain paths of said sixth and seventh MOS transistors being inserted in series between said second output terminal and said second power source potential, the gates of said sixth and seventh MOS transistors being connected together and to a second input terminal to be coupled for reception with a second input potential, and an eighth MOS transistor of the second polarity whose source-drain path is inserted between said first power source potential and a node between the source-drain paths of said sixth and seventh MOS transistors, the gate of said eighth MOS transistor being connected to said second output terminal; the gate of said first MOS transistor in said first Schmitt trigger circuit being connected to said node between the source-drain paths of said sixth and seventh MOS transistors; and the gate of said fifth MOS transistor in said second Schmitt trigger circuit being connected to said node between the source-drain paths of said second and third MOS transistors.
Claim 3
Dependent Claim
50 words
A sense amplifier according to claim 1, in which the gate of said first MOS transistor is connected to said second output terminal in said second Schmitt trigger circuit, and the gate of said fifth MOS transistor is connected to said first output terminal in said first Schmitt trigger circuit.
Claim 4
Dependent Claim
45 words
A sense amplifier according to claim 2, which further comprises another sense amplifier connected at the output terminals to said first and second input terminals of said first and second Schmitt trigger circuits, said another sense amplifier not containing hysteresis or an insensitive zone characteristic.
Claim 5
Dependent Claim
20 words
A sense amplifier according to claim 3, in which said another sense amplifier is a mirror load type differential amplifier.
Claim 6
Dependent Claim
45 words
A sense amplifier according to claim 1, which further comprises another sense amplifier connected at the output terminals to said first and second input terminals of said first and second Schmitt trigger circuits, said another sense amplifier not containing hysteresis or an insensitive zone characteristic.
Claim 7
Dependent Claim
20 words
A sense amplifier according to claim 5, in which said another sense amplifier is a mirror load type differential amplifier.
References Cited (Backward Citations)
US3873856A
Cited
US3983412A
Cited
US4003035A
Cited
US4169233A
Cited
US4170741A
Cited
US4511810A
Cited
US4567389A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-10-06 | 1990-04-07 | 1990-10-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-10-06 | 1994-04-07 | 1994-10-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-10-06 | 1998-04-07 | 1998-10-07 | $7700.00 | Window Closed / Lapsed |