← Back to Patent Explorer
US5534786A Expired / Lapsed US ⏱️ 0.0 years remaining

Burn-in and test method of semiconductor wafers and burn-in boards for use in semiconductor wafer burn-in tests

Assignee: Co operative Facility for Aging Tester Dev
•
Filing: 1995-02-22
•
Granted: 1996-07-09
•
Expires: 2015-02-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Disclosed is an improved burn-in and test method of semiconductor wafers each having numerous integrated circuits formed therein. It includes the steps of dividing each semiconductor wafer into blocks each including some integrated circuits; giving each block an address to indicate in which part of the semiconductor wafer the integrated circuits of the block are placed; recording the addresses of all blocks; preparing burn-in boards each having sockets to detachably hold carriers each bearing an identification code; loading each carrier with a block to be tested; fitting each carrier in a selected socket in the burn-in board; and carrying out the burn-in and required tests on the blocks of each burn-in board. Analysis of test results permits the locating of defective integrated circuits, if any in semiconductor wafers in terms of the recorded addresses of the blocks and the identification codes of the carriers.

Inventors

  • 👤 Kazuo Kaneko
  • 👤 Masayasu Katayama
  • 👤 Kiyoshi Kochi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 10:20
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/2851; G01R31/2855; G01R31/286; G01R31/2868; G01R31/287; G01R31/282; G01R31/2831

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 158 words
A burn-in test method of a semiconductor wafer having a plurality of integrated circuits formed therein to be divided as respective bare dies, comprising the steps of: dividing said semiconductor wafer into a plurality of blocks to be tested, each block including at least two bare dies; assigning to each block positional information to indicate in which part of the semiconductor wafer the bare dies of each block are placed and recording the positional information; preparing a burn-in board having a plurality of sockets to detachably hold a carrier and loading each carrier with one of said blocks to be tested; fitting each carrier in a selected socket in the burn-in board and carrying out the burn-in test on the blocks in said burn-in board; and determining the defective part of the semiconductor wafer which includes at least one defective bare die based on the positional information assigned to the block as a result of said burn-in test.
Claim 2
Dependent Claim 158 words
A burn-in test method of a semiconductor wafer having a plurality of integrated circuits formed therein to be divided as respective bare dies, comprising the steps of: dividing said semiconductor wafer into a plurality of blocks to be tested, each block including at least two bare dies; assigning to each block positional information to indicate in which part of the semiconductor wafer the bare dies of each block are placed and recording the positional information; preparing a burn-in board having a plurality of sockets to detachably hold a carrier and loading each carrier with one of said blocks to be tested; fitting each carrier in a selected socket in the burn-in board and carrying out the burn-in test on the blocks in said burn-in board; and determining the defective part of the semiconductor wafer which includes at least one defective bare die based on the positional information assigned to the block as a result of said burn-in test.
Claim 3
Dependent Claim 26 words
A method according to claim 1, wherein the step of recording the positional information further comprises putting a visible indication on each block to be tested.

References Cited (Backward Citations)

US4902969A Cited
US5289113A Cited
US5003251A Cited
US5021733A Cited
US5012187A Cited
US5414370A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-07-09 2000-01-08 2000-07-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-07-09 2004-01-08 2004-07-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-07-09 2008-01-08 2008-07-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag