Patent US5528256A successfully refreshed from Google Patents.
US5528256A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Power-saving circuit and method for driving liquid crystal display
Assignee: National Semiconductor Corp
•
Filing: 1994-08-16
•
Granted: 1996-06-18
•
Expires: 2014-08-16
Abstract
Abstract A power-saving column driver integrated circuit, and a power-saving method for driving a liquid crystal display, include a series of multiplexers coupled to the columns of the display. The multiplexers selectively couple each of the columns to a common external storage capacitor during a portion of each row drive period for discharging each of the pixels in the selected row of the liquid crystal display to a median bias voltage. During the remaining portion of each row drive period, the multiplexers selectively couple voltage drivers to the columns of the LCD pixel array for applying a desired driving voltage to each column of the array. The polarity of the driving voltages applied to each column alternates on succeeding row drive periods, and the resulting voltage that is summed on the storage capacitor averages to the median bias voltage. For active matrix liquid crystal display panels a multiplexer selectively couples the backplane of the display panel to either an external storage capacitor or to an alternating-polarity backplane driving voltage during each row drive period.
Inventors
- 👤 Richard A. Erhart
- 👤 Gerald T. Harder
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 15:10
CPC Classifications
G; G09; G09G; G09G3/00; G09G3/20; G09G3/34; G09G3/36; G09G3/3611; G09G3/3648; G09G3/3659; G09G3/2007; G09G3/2011; G09G3/3685; G09G3/3688; G09G2310/00; G09G2310/02; G09G2310/0243; G09G2310/0248; G09G2310/0264; G09G2310/0297; G09G2330/00; G09G2330/02; G09G2330/021; G09G2330/023; G09G3/3614; G09G3/3655
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
314 words
A power-saving circuit for driving the backplane of an active matrix liquid crystal display panel comprising in combination: a. a display bias driver for generating alternating back bias voltages for application to the backplane of the active matrix liquid crystal display panel during corresponding alternating row drive periods, the alternating back bias voltage switching between a most-positive voltage during one row drive period and a least-positive voltage during a succeeding row drive period, and wherein the midpoint between said most-positive voltage and said least-positive voltage corresponds to a median bias voltage; b. clocking means for providing a control signal switching between a first state and a second state during each row drive period; c. a multiplexer having a control terminal coupled to said clocking means for receiving the control signal, said multiplexer having a backplane terminal coupled to the backplane of the liquid crystal display panel, said multiplexer having a driver terminal coupled to said display bias driver for receiving the alternating back bias voltages to be applied to the backplane of the liquid crystal display panel, and said multiplexer having a storage terminal, said multiplexer electrically coupling the backplane terminal thereof to the storage terminal thereof when the control signal is in the first state, and said multiplexer electrically coupling the backplane terminal thereof to the driver terminal thereof when the control signal is in the second state; and d. a storage capacitor having a first terminal coupled to the storage terminal of said multiplexer; e. said multiplexer coupling the backplane of the liquid crystal display panel to said storage capacitor when the control signal is in its first state during each row drive period, and said multiplexer coupling the alternating back bias voltage provided by said display bias driver to the backplane of the liquid crystal display panel when the control signal is in its second state during each row drive period.
Claim 2
Dependent Claim
314 words
A power-saving circuit for driving the backplane of an active matrix liquid crystal display panel comprising in combination: a. a display bias driver for generating alternating back bias voltages for application to the backplane of the active matrix liquid crystal display panel during corresponding alternating row drive periods, the alternating back bias voltage switching between a most-positive voltage during one row drive period and a least-positive voltage during a succeeding row drive period, and wherein the midpoint between said most-positive voltage and said least-positive voltage corresponds to a median bias voltage; b. clocking means for providing a control signal switching between a first state and a second state during each row drive period; c. a multiplexer having a control terminal coupled to said clocking means for receiving the control signal, said multiplexer having a backplane terminal coupled to the backplane of the liquid crystal display panel, said multiplexer having a driver terminal coupled to said display bias driver for receiving the alternating back bias voltages to be applied to the backplane of the liquid crystal display panel, and said multiplexer having a storage terminal, said multiplexer electrically coupling the backplane terminal thereof to the storage terminal thereof when the control signal is in the first state, and said multiplexer electrically coupling the backplane terminal thereof to the driver terminal thereof when the control signal is in the second state; and d. a storage capacitor having a first terminal coupled to the storage terminal of said multiplexer; e. said multiplexer coupling the backplane of the liquid crystal display panel to said storage capacitor when the control signal is in its first state during each row drive period, and said multiplexer coupling the alternating back bias voltage provided by said display bias driver to the backplane of the liquid crystal display panel when the control signal is in its second state during each row drive period.
Claim 3
Dependent Claim
39 words
The circuit recited by claim 1 wherein the backplane of the liquid crystal display panel has a capacitance C back associated therewith, and wherein the value of the capacitance of said storage capacitor is greater than C back .
Claim 4
Dependent Claim
86 words
The circuit recited by claim 1 wherein said multiplexer comprises first and second CMOS transmission gates, said first CMOS transmission gate being coupled between said backplane terminal and said storage terminal for selectively coupling the backplane of the liquid crystal display panel to the storage capacitor, and said second CMOS transmission gate being coupled between said backplane terminal and said display bias driver for selectively coupling the alternating back bias voltage provided by said display bias driver to the backplane of the liquid crystal display panel.
Claim 5
Dependent Claim
89 words
The circuit recited by claim 1 wherein said multiplexer comprises first and second n-channel MOS transistors, the drain terminals of said transistors being coupled in common to the backplane of the display panel, the gate terminals of the first and second transistors being coupled to the control signal and to a complement of the control signal, respectively, the source terminal of one of the first and second transistors being coupled to said storage terminal, and the source terminal of the other transistor being coupled to said display bias driver.
Claim 6
Dependent Claim
89 words
The circuit recited by claim 1 wherein said multiplexer comprises first and second p-channel MOS transistors, the drain terminals of said transistors being coupled in common to the backplane of the display panel, the gate terminals of the first and second transistors being coupled to the control signal and to a complement of the control signal, respectively, the source terminal of one of the first and second transistors being coupled to said storage terminal, and the source terminal of the other transistor being coupled to said display bias driver.
Claim 7
Independent Claim
180 words
A method of driving the backplane of a liquid crystal display while conserving power, the display including a series of rows and columns, each row being selected during at least one row drive period, and all of the rows being selected at least once during each display cycle, the backplane of the liquid crystal display being driven between a most-positive backplane voltage and a least-positive backplane voltage during successive row drive periods, said method including the steps of: a. temporarily electrically coupling the backplane of the display to a storage capacitor during a given row drive period; b. applying the most-positive backplane voltage to the backplane of the display for driving the backplane of the display to the most-positive backplane voltage; c. temporarily electrically coupling the backplane of the display to the storage capacitor during a subsequent row drive period; d. applying the least-positive backplane voltage to the backplane of the display for driving the backplane of the display to the least-positive backplane voltage; and e. repeating steps a. through d. for remaining row drive periods within a display cycle.
Claim 8
Independent Claim
180 words
A method of driving the backplane of a liquid crystal display while conserving power, the display including a series of rows and columns, each row being selected during at least one row drive period, and all of the rows being selected at least once during each display cycle, the backplane of the liquid crystal display being driven between a most-positive backplane voltage and a least-positive backplane voltage during successive row drive periods, said method including the steps of: a. temporarily electrically coupling the backplane of the display to a storage capacitor during a given row drive period; b. applying the most-positive backplane voltage to the backplane of the display for driving the backplane of the display to the most-positive backplane voltage; c. temporarily electrically coupling the backplane of the display to the storage capacitor during a subsequent row drive period; d. applying the least-positive backplane voltage to the backplane of the display for driving the backplane of the display to the least-positive backplane voltage; and e. repeating steps a. through d. for remaining row drive periods within a display cycle.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-06-18 | 1999-12-18 | 2000-06-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-06-18 | 2003-12-18 | 2004-06-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-06-18 | 2007-12-18 | 2008-06-18 | $7700.00 | Window Closed / Lapsed |