← Back to Patent Explorer
US5523601A Expired / Lapsed US ⏱️ 0.0 years remaining

High-breakdown-voltage MOS transistor

Assignee: Renesas Electronics Corp
•
Filing: 1994-12-09
•
Granted: 1996-06-04
•
Expires: 2014-12-09
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A high-breakdown-voltage MOS transistor includes a substrate of one conductivity and a semiconductor layer of the other conductivity type, a drain electrode, a diffusion layer of one conductivity type, a base region of one conductivity type, a source region, a gate electrode, a source electrode, and a heavily doped layer. The diffusion layer and the substrate are electrically connected to the source region.

Inventors

  • 👤 Hiroshi Yanagigawa

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 21:50
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/64; H10D30/65; H10D62/00; H10D62/10; H10D62/13; H10D62/149; H10D62/151; H10D62/156; H10D62/157; H10D62/102; H10D62/103; H10D62/105

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 250 words
A high-breakdown-voltage MOS transistor comprising: a semiconductor layer of another conductivity type formed on a semiconductor substrate of one conductivity type and serving as a drain region; a drain electrode formed on said semiconductor layer of the other conductivity type; a diffusion layer of said one conductivity type selectively formed on said semiconductor layer of the other conductivity type to surround said drain electrode, said diffusion layer having an outer side; a base region of said one conductivity type formed on said semiconductor layer of the other conductivity type so that said base region is adjacent to said outer side of said diffusion layer of said one conductivity type; a source region formed on said base region of said one conductivity type; a gate insulating film; a gate electrode formed through said gate insulating film on a junction portion of said semiconductor layer of the other conductivity type, serving as said drain region and said base region of said one conductivity type between said source region and said diffusion layer of said one conductivity type; a source electrode formed on said semiconductor substrate of said one conductivity type so that said source electrode is connected to said source region; and a heavily doped layer formed on said semiconductor layer of the other conductivity type serving as said drain region immediately below said gate electrode, said gate electrode being formed on said heavily doped layer so that said gate electrode is in contact with said base region of one conductivity type.
Claim 2
Dependent Claim 250 words
A high-breakdown-voltage MOS transistor comprising: a semiconductor layer of another conductivity type formed on a semiconductor substrate of one conductivity type and serving as a drain region; a drain electrode formed on said semiconductor layer of the other conductivity type; a diffusion layer of said one conductivity type selectively formed on said semiconductor layer of the other conductivity type to surround said drain electrode, said diffusion layer having an outer side; a base region of said one conductivity type formed on said semiconductor layer of the other conductivity type so that said base region is adjacent to said outer side of said diffusion layer of said one conductivity type; a source region formed on said base region of said one conductivity type; a gate insulating film; a gate electrode formed through said gate insulating film on a junction portion of said semiconductor layer of the other conductivity type, serving as said drain region and said base region of said one conductivity type between said source region and said diffusion layer of said one conductivity type; a source electrode formed on said semiconductor substrate of said one conductivity type so that said source electrode is connected to said source region; and a heavily doped layer formed on said semiconductor layer of the other conductivity type serving as said drain region immediately below said gate electrode, said gate electrode being formed on said heavily doped layer so that said gate electrode is in contact with said base region of one conductivity type.
Claim 3
Dependent Claim 33 words
A transistor according to claim 1, wherein said semiconductor layer of the other conductivity type serving as said drain region is formed by epitaxially growing said semiconductor substrate of said one conductivity type.
Claim 4
Dependent Claim 42 words
A transistor according to claim 1, wherein said semiconductor layer of the other conductivity type serving as said drain region is formed such that said semiconductor layer of the other conductivity type adheres on said semiconductor substrate of said one conductivity type.
Claim 5
Dependent Claim 36 words
A transistor according to claim 1, wherein said source electrode is connected to said semiconductor substrate of said one conductivity type, said diffusion layer of one conductivity type and said base region at the same potential.
Claim 6
Dependent Claim 257 words
A high-breakdown-voltage MOS transistor comprising: a semiconductor layer of another conductivity type formed on a semiconductor substrate of one conductivity type and serving as a drain region; a drain electrode formed on said semiconductor layer of the other conductivity type; a diffusion layer of said one conductivity type selectively formed on said semiconductor layer of the other conductivity type to surround said drain electrode, said diffusion layer having an outer side; a base region of said one conductivity type formed on said semiconductor layer of the other conductivity type so that said base region is adjacent to said outer side of said diffusion layer of said one conductivity type; a source region formed on said base region of said one conductivity type; a gate insulating film; a gate electrode formed through said gate insulating film on a junction portion of said semiconductor layer of the other conductivity type, serving as said drain region and said base region of said one conductivity type between said source region and said diffusion layer of said one conductivity type; a source electrode formed on said semiconductor substrate of said one conductivity type so that said source electrode is connected to said source region; and a heavily doped layer formed on said semiconductor layer of the other conductivity type serving as said drain region immediately below said gate electrode, said heavily doped layer being formed on said semiconductor layer of the other conductivity type and extending to a depth equal to a depth of said diffusion layer of said one conductivity type.
Claim 7
Dependent Claim 257 words
A high-breakdown-voltage MOS transistor comprising: a semiconductor layer of another conductivity type formed on a semiconductor substrate of one conductivity type and serving as a drain region; a drain electrode formed on said semiconductor layer of the other conductivity type; a diffusion layer of said one conductivity type selectively formed on said semiconductor layer of the other conductivity type to surround said drain electrode, said diffusion layer having an outer side; a base region of said one conductivity type formed on said semiconductor layer of the other conductivity type so that said base region is adjacent to said outer side of said diffusion layer of said one conductivity type; a source region formed on said base region of said one conductivity type; a gate insulating film; a gate electrode formed through said gate insulating film on a junction portion of said semiconductor layer of the other conductivity type, serving as said drain region and said base region of said one conductivity type between said source region and said diffusion layer of said one conductivity type; a source electrode formed on said semiconductor substrate of said one conductivity type so that said source electrode is connected to said source region; and a heavily doped layer formed on said semiconductor layer of the other conductivity type serving as said drain region immediately below said gate electrode, said heavily doped layer being formed on said semiconductor layer of the other conductivity type and extending to a depth equal to a depth of said diffusion layer of said one conductivity type.

References Cited (Backward Citations)

US4422089A Cited
US4922327A Cited
JPH0260169A Cited
JPH04125972A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-06-04 1999-12-04 2000-06-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-06-04 2003-12-04 2004-06-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-06-04 2007-12-04 2008-06-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag