Patent US5521104A successfully refreshed from Google Patents.
US5521104A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for dry etching of post-processing interconnection metal on hybrid integrated circuits
Assignee: Texas Instruments Inc
•
Filing: 1995-01-31
•
Granted: 1996-05-28
•
Expires: 2015-01-31
Abstract
Abstract This is a system and method of fabricating hybrid integrated circuits (IC). The method may comprise: forming internal IC structures on a substrate; forming IC interlevel insulation on top of the internal IC structures; forming IC top level metal connections on top of the IC interlevel insulation; depositing a protective overcoat over the IC top level metal and the IC interlevel insulation; depositing a dry etch protective layer over the protective overcoat; and dry etching the etch protective layer and the protective overcoat to expose portions of the IC top level metal. The deposition of the protective overcoat may include depositing silicon dioxide or silicon nitride. In addition, the deposition of the dry etch protective layer may include depositing a photosensitive polymide layer. Furthermore, the dry etching may include photolithography. After the etching of the vias, the method may include: forming thermal isolation mesas on the substrate; forming local interconnects over the thermal isolation mesas and the substrate; and connecting uncooled infrared detectors to the internal IC structures through the local interconnects.
Inventors
- 👤 William K. Walker
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 10:30
CPC Classifications
H; H10; H10W; H10W72/00; H10W72/01; H10W72/012; H10W90/00; H10W72/20; H10W72/251
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
93 words
A method of fabricating hybrid integrated circuits (IC), said method comprising: a. forming internal IC structures on a substrate; b. forming IC interlevel insulation on top of said internal IC structures; c. forming IC top level metal connections on top of said IC interlevel insulation; d. depositing a protective overcoat over said IC top level metal and said IC interlevel insulation; e. depositing a dry etch protective layer over said protective overcoat; and f. dry etching said etch protective layer and said protective overcoat to expose portions of said IC top level metal.
Claim 2
Independent Claim
93 words
A method of fabricating hybrid integrated circuits (IC), said method comprising: a. forming internal IC structures on a substrate; b. forming IC interlevel insulation on top of said internal IC structures; c. forming IC top level metal connections on top of said IC interlevel insulation; d. depositing a protective overcoat over said IC top level metal and said IC interlevel insulation; e. depositing a dry etch protective layer over said protective overcoat; and f. dry etching said etch protective layer and said protective overcoat to expose portions of said IC top level metal.
Claim 3
Dependent Claim
15 words
The method of claim 1, wherein said depositing said protective overcoat includes depositing silicon dioxide.
Claim 4
Dependent Claim
15 words
The method of claim 1, wherein said depositing said protective overcoat includes depositing silicon nitride.
Claim 5
Dependent Claim
19 words
The method of claim 1, wherein said depositing said dry etch protective layer includes depositing a photosensitive polymide layer.
Claim 6
Dependent Claim
16 words
The method of claim 1, wherein said depositing said dry etch protective layer includes depositing photoresist.
Claim 7
Dependent Claim
11 words
The method of claim 1, wherein said dry etching includes photolithography.
Claim 8
Dependent Claim
45 words
The method of claim 1, wherein said method further includes: a. forming thermal isolation mesas on said substrate; b. forming local interconnects over said thermal isolation mesas and said substrate; and c. connecting uncooled infrared detectors to said internal IC structures through said local interconnects.
Claim 9
Independent Claim
152 words
A method of fabricating hybrid integrated circuits (IC) with an uncooled infrared detector, said method comprising: a. forming uncooled infrared detectors on a first substrate; b. forming internal IC structures on a second substrate to be connected to said uncooled infrared detectors; c. forming IC interlevel insulation on top of said internal IC structures; d. forming IC top level metal connections on top of said IC interlevel insulation; e. depositing a protective overcoat over said IC top level metal and said IC interlevel insulation; f. depositing a dry etch protective layer over said protective overcoat; g. dry etching said etch protective layer and said protective overcoat to expose portions of said IC top level metal; h. forming thermal isolation mesas on said second substrate; i. forming local interconnects over said thermal isolation mesas and said substrate; and j. connecting said uncooled infrared detectors to said internal IC structures through said local interconnects.
Claim 10
Independent Claim
152 words
A method of fabricating hybrid integrated circuits (IC) with an uncooled infrared detector, said method comprising: a. forming uncooled infrared detectors on a first substrate; b. forming internal IC structures on a second substrate to be connected to said uncooled infrared detectors; c. forming IC interlevel insulation on top of said internal IC structures; d. forming IC top level metal connections on top of said IC interlevel insulation; e. depositing a protective overcoat over said IC top level metal and said IC interlevel insulation; f. depositing a dry etch protective layer over said protective overcoat; g. dry etching said etch protective layer and said protective overcoat to expose portions of said IC top level metal; h. forming thermal isolation mesas on said second substrate; i. forming local interconnects over said thermal isolation mesas and said substrate; and j. connecting said uncooled infrared detectors to said internal IC structures through said local interconnects.
Claim 11
Dependent Claim
15 words
The method of claim 8, wherein said depositing said protective overcoat includes depositing silicon dioxide.
Claim 12
Dependent Claim
19 words
The method of claim 8, wherein said depositing said dry etch protective layer includes depositing a photosensitive polymide layer.
Claim 13
Dependent Claim
16 words
The method of claim 8, wherein said depositing said dry etch protective layer includes depositing photoresist.
Claim 14
Dependent Claim
11 words
The method of claim 8, wherein said dry etching includes photolithography.
Claim 15
Dependent Claim
108 words
An uncooled infrared detector, said detector comprising: a. uncooled infrared detectors on a first substrate; b. internal IC structures on a second substrate to be connected to said uncooled infrared detectors; c. IC interlevel insulation on top of said internal IC structures; d. IC top level metal connections on top of said IC interlevel insulation; e. a protective overcoat over said IC top level metal and said IC interlevel insulation; f. vias g. thermal isolation mesas on said protective overcoat; and h. local interconnects over said thermal isolation mesas and said substrate, wherein said uncooled infrared detectors are connected to said internal IC structures through said local interconnects.
Claim 16
Dependent Claim
108 words
An uncooled infrared detector, said detector comprising: a. uncooled infrared detectors on a first substrate; b. internal IC structures on a second substrate to be connected to said uncooled infrared detectors; c. IC interlevel insulation on top of said internal IC structures; d. IC top level metal connections on top of said IC interlevel insulation; e. a protective overcoat over said IC top level metal and said IC interlevel insulation; f. vias g. thermal isolation mesas on said protective overcoat; and h. local interconnects over said thermal isolation mesas and said substrate, wherein said uncooled infrared detectors are connected to said internal IC structures through said local interconnects.
References Cited (Backward Citations)
US5466332A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-05-28 | 1999-11-27 | 2000-05-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-05-28 | 2003-11-27 | 2004-05-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-05-28 | 2007-11-27 | 2008-05-28 | $7700.00 | Window Closed / Lapsed |