Patent US5519652A successfully refreshed from Google Patents.
US5519652A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Nonvolatile semiconductor memory for positively holding stored data
Assignee: Fujitsu VLSI Ltd
•
Filing: 1993-12-01
•
Granted: 1996-05-21
•
Expires: 2013-12-01
Abstract
Abstract A semiconductor memory has a plurality of word lines, a plurality of bit lines, a plurality of memory cells, a differential sense amplifier, and load transistors. Each of the memory cells is a MIS transistor formed at each intersection of the word and bit lines. The threshold voltage of the MIS transistor is externally electrically controllable. The differential sense amplifier senses data stored in a selected memory cell located at an intersection of selected word and bit lines. A control pulse signal is applied to the gates of the load transistors, to bias the bit lines. The pulse width of the control pulse signal is a minimum essential to read data out of the selected memory cell. The control pulse signal controls the switching of the load transistors, to shorten a period during which a stress voltage is continuously applied to the drains of unselected memory cells that are connected to the bit line to which the selected memory cell is connected.
Inventors
- 👤 Sinsuke Kumakura
- 👤 Yasushige Ogawa
- 👤 Takao Akaogi
- 👤 Tetsuya Chida
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 02:15
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/04; G11C29/50; G11C29/50016; G11C16/00; G11C16/02; G11C16/06; G11C16/24; G11C16/26; G11C16/28; G06; G06F; G06F2201/00; G06F2201/81; G11C16/04; G11C2029/5006
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
153 words
A semiconductor memory comprising: a plurality of word lines; a plurality of bit lines; a plurality of memory cells each being a MIS transistor formed at each intersection of said word and said bit lines, the threshold voltage of said MIS transistor being externally electrically controllable; a differential sense amplifier for detecting data stored in a selected memory cell located at an intersection of a selected word line and a selected bit line; and a plurality of load transistors, the gates of said load transistors receiving a control pulse signal for biasing said bit lines, the control pulse signal having a minimum pulse width to read data out of said selected memory cell and controlling the switching of said load transistors, to shorten a period during which a stress voltage is continuously applied to the drains of unselected memory cells connected to said bit line to which said selected memory cell is connected.
Claim 2
Dependent Claim
153 words
A semiconductor memory comprising: a plurality of word lines; a plurality of bit lines; a plurality of memory cells each being a MIS transistor formed at each intersection of said word and said bit lines, the threshold voltage of said MIS transistor being externally electrically controllable; a differential sense amplifier for detecting data stored in a selected memory cell located at an intersection of a selected word line and a selected bit line; and a plurality of load transistors, the gates of said load transistors receiving a control pulse signal for biasing said bit lines, the control pulse signal having a minimum pulse width to read data out of said selected memory cell and controlling the switching of said load transistors, to shorten a period during which a stress voltage is continuously applied to the drains of unselected memory cells connected to said bit line to which said selected memory cell is connected.
Claim 3
Dependent Claim
86 words
A semiconductor memory as claimed in claim 1, wherein each of said word lines is connected to the gates of corresponding ones of said memory cells arranged in a first direction, each of said bit lines is connected to the drains of corresponding ones of said memory cells arranged in a second direction, said first direction is perpendicular to said second direction, and said differential sense amplifier provides a signal representing data "1" or "0" according to whether or not said selected memory cell is conductive.
Claim 4
Dependent Claim
28 words
A semiconductor memory as claimed in claim 1, wherein the control pulse signal supplied to said load transistors for biasing said bit lines is an ATD pulse signal.
Claim 5
Dependent Claim
173 words
A semiconductor memory comprising: a cell array containing a plurality of word lines, a plurality of bit lines, and a plurality of memory cells formed at intersections of said word line and said bit line, respectively; and a data decision circuit for determining data stored in a selected memory cell to be "1" or "1" according to whether or not said selected memory cell passes a current, wherein said data decision circuit includes: a load means connected between a first power source and a first node; a first transistor of a first conduction type having a drain connected to said first node, a source connected to a second power source, and a gate connected to a second node; and a second transistor of said first conduction type having a gate connected to said first node and a source connected to said second node, wherein said second node is electrically connected to said bit lines, and said first transistor being a natural transistor whose channel impurity concentration is equal to a substrate impurity concentration.
Claim 6
Dependent Claim
173 words
A semiconductor memory comprising: a cell array containing a plurality of word lines, a plurality of bit lines, and a plurality of memory cells formed at intersections of said word line and said bit line, respectively; and a data decision circuit for determining data stored in a selected memory cell to be "1" or "1" according to whether or not said selected memory cell passes a current, wherein said data decision circuit includes: a load means connected between a first power source and a first node; a first transistor of a first conduction type having a drain connected to said first node, a source connected to a second power source, and a gate connected to a second node; and a second transistor of said first conduction type having a gate connected to said first node and a source connected to said second node, wherein said second node is electrically connected to said bit lines, and said first transistor being a natural transistor whose channel impurity concentration is equal to a substrate impurity concentration.
Claim 7
Dependent Claim
60 words
A semiconductor memory as claimed in claim 4, wherein the drain of said second transistor is connected to said first power source through a third transistor of a second conduction type opposite to said first conduction type, as well as to a data output through an inverter, and said third transistor having a gate connected to said second power source.
Claim 8
Dependent Claim
27 words
A semiconductor memory as claimed in claim 5, wherein said first and second transistors are n-channel MIS transistors, and said third transistor is a p-channel MIS transistor.
Claim 9
Dependent Claim
27 words
A semiconductor memory as claimed in claim 4, wherein said load means is a fourth transistor of a second conduction type opposite to said first conduction type.
Claim 10
Dependent Claim
27 words
A semiconductor memory as claimed in claim 7, wherein said first and second transistors are n-channel MIS transistors, and said fourth transistor is a p-channel MIS transistor.
Claim 11
Dependent Claim
18 words
A semiconductor memory as claimed in claim 4, wherein said second node is connected to a bus line.
Claim 12
Dependent Claim
165 words
A semiconductor memory comprising: a cell array containing a plurality of word lines, a plurality of bit lines, and a plurality of memory cells formed at intersections of said word line and said bit line, respectively; and a data decision circuit for determining data stored in a selected memory cell to be "1" or "0" according to whether or not said selected memory cell passes current, wherein said data decision circuit includes: a load means connected between a first power source and a first node; a first transistor of a first conduction type having a drain connected to said first node, a source connected to a reference power source, and a gate connected to a second node; and a second transistor of said first conduction type having a gate connected to said first node and a source connected to said second node, wherein the source of said second transistor is connected to a third node through a voltage drop transistor of said first conduction type.
Claim 13
Dependent Claim
165 words
A semiconductor memory comprising: a cell array containing a plurality of word lines, a plurality of bit lines, and a plurality of memory cells formed at intersections of said word line and said bit line, respectively; and a data decision circuit for determining data stored in a selected memory cell to be "1" or "0" according to whether or not said selected memory cell passes current, wherein said data decision circuit includes: a load means connected between a first power source and a first node; a first transistor of a first conduction type having a drain connected to said first node, a source connected to a reference power source, and a gate connected to a second node; and a second transistor of said first conduction type having a gate connected to said first node and a source connected to said second node, wherein the source of said second transistor is connected to a third node through a voltage drop transistor of said first conduction type.
Claim 14
Dependent Claim
61 words
A semiconductor memory as claimed in claim 10, wherein the drain of said second transistor is connected to said first power source through a third transistor of a second conduction type opposite to said first conduction type, as well as to a data output through an inverter, and the gate of said third transistor is connected to said reference power source.
Claim 15
Dependent Claim
29 words
A semiconductor memory as claimed in claim 11, wherein said first, second, and voltage drop transistors are n-channel MIS transistors, and said third transistor is a p-channel MIS transistor.
Claim 16
Dependent Claim
27 words
A semiconductor memory as claimed in claim 10, wherein said load means is a fourth transistor of a second conduction type opposite to said first conduction type.
Claim 17
Dependent Claim
29 words
A semiconductor memory as claimed in claim 13, wherein said first, second, and voltage drop transistors are n-channel MIS transistors, and said fourth transistor is a p-channel MIS transistor.
Claim 18
Dependent Claim
18 words
A semiconductor memory as claimed in claim 10, wherein said third node is connected to a bus line.
Claim 19
Dependent Claim
105 words
A semiconductor memory having an array of nonvolatile memory cells and a function of testing changes in data held in said memory cells according to a temperature acceleration step of leaving said semiconductor memory at a high temperature, wherein said semiconductor memory comprises: a test mode starting means for starting a test mode of said semiconductor memory in response to a predetermined external signal; and a cell array current measuring means for switching, when said test mode is started by said test mode starting means, a connection between said memory cell array and a ground, to measure a current flowing through said memory cell array.
Claim 20
Dependent Claim
105 words
A semiconductor memory having an array of nonvolatile memory cells and a function of testing changes in data held in said memory cells according to a temperature acceleration step of leaving said semiconductor memory at a high temperature, wherein said semiconductor memory comprises: a test mode starting means for starting a test mode of said semiconductor memory in response to a predetermined external signal; and a cell array current measuring means for switching, when said test mode is started by said test mode starting means, a connection between said memory cell array and a ground, to measure a current flowing through said memory cell array.
Claim 21
Dependent Claim
58 words
A semiconductor memory as claimed in claim 16, wherein said cell array current measuring means writes predetermined data into said memory cell array, measures a current flowing through said memory cell array, leaves said semiconductor memory at a high temperature to accelerate defects in said memory cells, and again measures a current flowing through said memory cell array.
Claim 22
Dependent Claim
31 words
A semiconductor memory as claimed in claim 16, wherein an output of said cell array current measuring means is converted by an analog/digital converter and is temporarily stored in a register.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-05-21 | 1999-11-20 | 2000-05-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-05-21 | 2003-11-20 | 2004-05-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-05-21 | 2007-11-20 | 2008-05-21 | $7700.00 | Window Closed / Lapsed |