Patent US5519500A successfully refreshed from Google Patents.
US5519500A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Synchronization signal generating circuit
Assignee: Kyocera Mita Industrial Co Ltd
•
Filing: 1993-05-14
•
Granted: 1996-05-21
•
Expires: 2013-05-14
Abstract
Abstract A synchronization signal generating circuit generates a synchronization signal used to output read data sequentially in a specified period. This circuit is provided with a clock generator means for generating a reference clock, a first counter unit for counting the reference clock; a synchronization signal generator for generating the synchronization signal in a first period in accordance with a count value of the first counter unit; a second counter unit for counting the generation of the synchronization signal; a resetter for resetting the second counter unit when a count value of the second counter unit reaches a specified value; and a period changer for controlling the synchronization signal generator so as to generate the synchronization signal in a second period only when the count value of the second counter unit reaches the specified value. Accordingly, a shift amount of the period of the synchronization signal relative to the specified period in which data are output sequentially does not exceeds a predetermined level.
Inventors
- 👤 Hidechika Kumamoto
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 20:00
CPC Classifications
H; H04; H04N; H04N1/00; H04N1/04; H04N1/047; H04N1/053; H04N2201/00; H04N2201/04; H04N2201/047; H04N2201/04753; H04N2201/04758; H04N2201/04767; H04N2201/04781; H04N2201/04786
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
129 words
A synchronization signal generating circuit for generating a synchronization signal used to output read data sequentially in a specified period, comprising: clock generator means for generating a reference clock; first counter means for counting the reference clock; synchronization signal generator means for generating the synchronization signal in a first period in accordance with a count value of the first counter means; second counter means for counting the generation of the synchronization signal; reset means for resetting the second counter means when a count value of the second counter means reaches a specified value; and period changer means for controlling the synchronization signal generator means so as to generate the synchronization signal in a second period only when the count value of the second counter means reaches the specified value.
Claim 2
Dependent Claim
129 words
A synchronization signal generating circuit for generating a synchronization signal used to output read data sequentially in a specified period, comprising: clock generator means for generating a reference clock; first counter means for counting the reference clock; synchronization signal generator means for generating the synchronization signal in a first period in accordance with a count value of the first counter means; second counter means for counting the generation of the synchronization signal; reset means for resetting the second counter means when a count value of the second counter means reaches a specified value; and period changer means for controlling the synchronization signal generator means so as to generate the synchronization signal in a second period only when the count value of the second counter means reaches the specified value.
Claim 3
Dependent Claim
78 words
A circuit according to claim 1 wherein the synchronization signal generator means generates the synchronization signal each time the count value of the first counter means reaches a first predetermined value, and wherein the period changer means controls the synchronization signal generator means so as to generate the synchronization signal when the count value of the first counter means reaches a second predetermined value only if the count value of the second counter means reaches the specified value.
Claim 4
Dependent Claim
118 words
A circuit according to claim 1 wherein the synchronization signal generator means includes designation signal output means for outputting a designation signal and signal generator means for generating the synchronization signal upon the receipt of the designation signal, the designation signal output means including first output means for outputting the designation signal each time the count value of the first counter means reaches a predetermined value and second output means for outputting the designation signal at timing delayed by a specified number of reference clocks from the first output means, and wherein the period changer means connects switchingly the first and second output means only when the count value of the first counter means reaches the predetermined value.
Claim 5
Dependent Claim
67 words
A circuit according to claim 3 wherein the first output means outputs the designation signal in synchronism with a next reference clock when the count value of the first counter means reaches the predetermined value, and wherein the second output means outputs the designation signal in synchronism with a reference clock following the one in synchronism with which the first output means has outputted the designation signal.
Claim 6
Dependent Claim
48 words
A circuit according to claim 3 wherein the period changer means connects the second output means with the signal generator means only in the case where the count value of the first counter means reaches the predetermined value and connects the first output means therewith in other cases.
Claim 7
Dependent Claim
48 words
A circuit according to claim 3 wherein the period changer means connects the first output means with the signal generator means only in the case where the count value of the first counter means reaches the predetermined value and connects the second output means therewith in other cases.
References Cited (Backward Citations)
US4905022A
Cited
US5194879A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-05-21 | 1999-11-20 | 2000-05-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-05-21 | 2003-11-20 | 2004-05-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-05-21 | 2007-11-20 | 2008-05-21 | $7700.00 | Window Closed / Lapsed |