← Back to Patent Explorer
US5518946A Expired / Lapsed US ⏱️ 0.0 years remaining

Process for fabricating capacitors in dynamic RAM

Assignee: Sony Corp
•
Filing: 1994-02-28
•
Granted: 1996-05-21
•
Expires: 2014-02-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for inhibiting generation of a native oxide film on the surface of a dielectric film in the process of fabricating a capacitor for a dynamic RAM is disclosed. A pure polysilicon layer inherently not liable to produce a native oxide film is formed as a lower electrode layer, and a thin thermal nitride film is formed b rapid thermal nitridation on the surface of the pure polysilicon layer. Impurities are then introduced via this thermal nitride layer into the lower electrode layer by ion implantation for rendering the lower electrode layer electrically conductive. Alternatively, an impurity-containing polysilicon layer having a native oxide film on its surface is processed by rapid thermal nitridation for causing a thermal nitride film to be grown at an interface between the native oxide film and the polysilicon layer, after which the surface native oxide film is removed. With both of these method variants, a thicker silicon nitride film is subsequently deposited on the thermal nitride film by a low-pressure CVD method for achieving a predetermined capacitor. Since the film quality of the dielectric film is markedly improved, long-term operational reliability of the dynamic RAM may be improved to diminish the leakage current.

Inventors

  • 👤 Hideaki Kuroda

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 03:36
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/03; H10D; H10D1/00; H10D1/60; H10D1/68; Y; Y10; Y10S; Y10S148/00; Y10S148/112

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 124 words
A method for fabrication of a capacitor in a dynamic RAM, comprising the steps of: forming an impurity-free polycrystalline silicon lower electrode layer on a substrate, forming a first nitride film on the surface of said lower electrode layer by rapid thermal nitridation, introducing phosphorous or arsenic impurities into said lower electrode layer by ion implantation through said first nitride film, stacking a second nitride film on said first nitride film by a low pressure CVD method and said second nitride film being thicker than said first nitride film, and stacking an upper electrode layer on said second nitride film, and wherein said upper electrode layer is stacked after forming an oxide film by thermal oxidation on the surface of said second nitride film.
Claim 2
Independent Claim 124 words
A method for fabrication of a capacitor in a dynamic RAM, comprising the steps of: forming an impurity-free polycrystalline silicon lower electrode layer on a substrate, forming a first nitride film on the surface of said lower electrode layer by rapid thermal nitridation, introducing phosphorous or arsenic impurities into said lower electrode layer by ion implantation through said first nitride film, stacking a second nitride film on said first nitride film by a low pressure CVD method and said second nitride film being thicker than said first nitride film, and stacking an upper electrode layer on said second nitride film, and wherein said upper electrode layer is stacked after forming an oxide film by thermal oxidation on the surface of said second nitride film.
Claim 3
Dependent Claim 20 words
A method as in claim 1 wherein said rapid thermal nitridation is conducted at a temperature greater than 1100° centigrade.
Claim 4
Dependent Claim 17 words
A method as in claim 1 wherein said low-pressure CVD is conducted at about 700-800 degrees centigrade.
Claim 5
Dependent Claim 25 words
A method according to claim 1 wherein said phosphorous or arsenic is introduced at a dosage of 10 -5 to 10 -16 cm -2 .

References Cited (Backward Citations)

US4266985A Cited
US4254161A Cited
US4990463A Cited
US5032541A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-05-21 1999-11-20 2000-05-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-05-21 2003-11-20 2004-05-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-05-21 2007-11-20 2008-05-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag