Patent US5517049A successfully refreshed from Google Patents.
US5517049A
Expired / Lapsed
US
⏱️ 0.0 years remaining
CMOS output buffer with enhanced ESD resistance
Assignee: NXP BV
•
Filing: 1994-09-30
•
Granted: 1996-05-14
•
Expires: 2014-09-30
Abstract
Abstract The present invention provides a CMOS integrated circuit in which core transistors are provided with punch-through pockets, while the input/output transistors are not provided with punch-through pockets. Punch-through protection for the input/output transistors by virtue of their larger dimensions. The pockets, like lightly doped drains, are formed after the gates are formed but before the formation of gate sidewalls. However, the input/output are masked during the punch-through implants, but are unmasked for at least one of the lightly doped drain implants. The absence of pockets on the input/output transistors enhances their ESD resistance, and thus the ESD resistance of the incorporating integrated circuit.
Inventors
- 👤 Tiao-Yuan Huang
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 12:49
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D84/856; H10D84/90; H10D84/998; H10D89/00; H10D89/60; H10D89/601; H10D84/8311; H10D84/8312; H10D84/83138
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
327 words
An integrated circuit structure comprising: a core NMOS transistor, said core NMOS transistor having an n-type core NMOS source, an n-type core NMOS drain, a core NMOS gate, a core NMOS gate oxide, and a core NMOS channel region below said core NMOS gate, said core NMOS channel region including a core n-channel adjacent said core NMOS gate oxide and extending between said core NMOS source and said core NMOS drain, a p-type punch-through dopant formation disposed below said channel and between said core NMOS source and said core NMOS drain; a core PMOS transistor, said core PMOS transistor having a p-type core PMOS source, a p-type core PMOS drain, a core PMOS gate, a core PMOS gate oxide, and a core PMOS channel region below said core PMOS gate, said core PMOS channel region including a core p-channel adjacent said core NMOS gate oxide and extending between said core PMOS source and said core PMOS drain, an n-type punch-through dopant formation disposed below said channel and between said core PMOS source and said core PMOS drain; an output NMOS transistor, said output NMOS transistor having an n-type output NMOS source, an n-type output NMOS drain, an output NMOS gate, an output NMOS gate oxide, and an output NMOS channel region including an output n-channel and not including a punch-through dopant formation, the length of said, output NMOS channel region being greater than the length of said core NMOS channel region; and an output PMOS transistor, said output PMOS transistor having a p-type output PMOS source, a p-type output PMOS drain, an output PMOS gate, an output PMOS gate oxide, and an output PMOS channel region including an output p-channel and not including a punch-through dopant formation, the length of said output PMOS channel region being greater than the length of said core PMOS channel region, said output PMOS gate being electrically coupled to said output NMOS gate, said core NMOS drain, and said core PMOS drain.
Claim 2
Dependent Claim
327 words
An integrated circuit structure comprising: a core NMOS transistor, said core NMOS transistor having an n-type core NMOS source, an n-type core NMOS drain, a core NMOS gate, a core NMOS gate oxide, and a core NMOS channel region below said core NMOS gate, said core NMOS channel region including a core n-channel adjacent said core NMOS gate oxide and extending between said core NMOS source and said core NMOS drain, a p-type punch-through dopant formation disposed below said channel and between said core NMOS source and said core NMOS drain; a core PMOS transistor, said core PMOS transistor having a p-type core PMOS source, a p-type core PMOS drain, a core PMOS gate, a core PMOS gate oxide, and a core PMOS channel region below said core PMOS gate, said core PMOS channel region including a core p-channel adjacent said core NMOS gate oxide and extending between said core PMOS source and said core PMOS drain, an n-type punch-through dopant formation disposed below said channel and between said core PMOS source and said core PMOS drain; an output NMOS transistor, said output NMOS transistor having an n-type output NMOS source, an n-type output NMOS drain, an output NMOS gate, an output NMOS gate oxide, and an output NMOS channel region including an output n-channel and not including a punch-through dopant formation, the length of said, output NMOS channel region being greater than the length of said core NMOS channel region; and an output PMOS transistor, said output PMOS transistor having a p-type output PMOS source, a p-type output PMOS drain, an output PMOS gate, an output PMOS gate oxide, and an output PMOS channel region including an output p-channel and not including a punch-through dopant formation, the length of said output PMOS channel region being greater than the length of said core PMOS channel region, said output PMOS gate being electrically coupled to said output NMOS gate, said core NMOS drain, and said core PMOS drain.
Claim 3
Dependent Claim
47 words
An integrated circuit structure as recited in claim 1 wherein: said p-type dopant formation includes NMOS punch-through pockets adjacent said core NMOS source and said core NMOS drain; and said n-type dopant formation includes PMOS punch-through pockets adjacent said core PMOS source and said, core PMOS drain.
Claim 4
Dependent Claim
30 words
An integrated circuit structure as recited in claim 1 wherein the length of said output NMOS channel is at least 12% greater than the length of said core NMOS channel.
Claim 5
Dependent Claim
33 words
An integrated circuit structure as recited in claim 1 wherein a polysilicon structure electrically couples said output PMOS gate to said output NMOS gate, said core NMOS drain, and said core PMOS drain.
Claim 6
Dependent Claim
26 words
An integrated circuit structure as recited in claim 1 wherein each of said sources and drains includes a heavily doped section and a lightly doped section.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-05-14 | 1999-11-13 | 2000-05-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-05-14 | 2003-11-13 | 2004-05-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-05-14 | 2007-11-13 | 2008-05-14 | $7700.00 | Window Closed / Lapsed |