US5508530A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Field effect transistor
Assignee: Sumitomo Electric Industries Ltd
•
Filing: 1995-01-09
•
Granted: 1996-04-16
•
Expires: 2015-01-09
Abstract
Abstract The invention provides a FET by forming a channel layer in a layer including "n" type impurity at high concentration, which is sandwiched by a first semiconductor layer and a second semiconductor layer lightly doped with impurity. Therefore even when electrons in the channel layer obtain high energy, the electrons in this arrangement rush out essentially to the second semiconductor layer excelling in its electron carrying characteristic, thus a travelling speed of the electrons in the channel layer is not lowered. Furthermore, because the channel layer is allowed to include impurity at high concentration, the current drive capability can be improved.
Inventors
- 👤 Shigeru Nakajima
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 10:16
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/80; H10D30/87; H10D30/877
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
135 words
A field effect transistor comprising: a first semiconductor layer; a n conductivity type channel layer formed on said first semiconductor layer to be substantially lattice-matched with said first semiconductor layer and containing a high concentration of an impurity, the impurity causing said channel layer to be of n type conductivity; a second semiconductor layer formed on said channel layer to be substantially lattice-matched with said channel layer and containing substantially no impurity; a third semiconductor layer formed on said second semiconductor layer, said third semiconductor layer being substantially lattice-matched and forming a heterojunction with said second semiconductor layer, said third semiconductor layer containing substantially no impurity; and a gate electrode being in Schottky contact with said third semiconductor layer, said first and second semiconductor layers having a higher electron carrying characteristic than said channel layer.
Claim 2
Dependent Claim
135 words
A field effect transistor comprising: a first semiconductor layer; a n conductivity type channel layer formed on said first semiconductor layer to be substantially lattice-matched with said first semiconductor layer and containing a high concentration of an impurity, the impurity causing said channel layer to be of n type conductivity; a second semiconductor layer formed on said channel layer to be substantially lattice-matched with said channel layer and containing substantially no impurity; a third semiconductor layer formed on said second semiconductor layer, said third semiconductor layer being substantially lattice-matched and forming a heterojunction with said second semiconductor layer, said third semiconductor layer containing substantially no impurity; and a gate electrode being in Schottky contact with said third semiconductor layer, said first and second semiconductor layers having a higher electron carrying characteristic than said channel layer.
Claim 3
Dependent Claim
39 words
A field effect transistor according to claim 1, wherein said second semiconductor layer has a predetermined thickness so as to prevent electrons in said channel layer from reaching said third semiconductor layer during operation of said field effect transistor.
Claim 4
Dependent Claim
20 words
A field effect transistor according to claim 2, wherein said predetermined thickness is greater than or equal to 100 Å.
Claim 5
Dependent Claim
25 words
A field effect transistor according to claim 1, wherein said channel layer has a thickness of more than 50 Å and less than 200 Å.
Claim 6
Dependent Claim
26 words
A field effect transistor according to claim 1, wherein said channel layer includes a carrier concentration from 2×10 18 , to 8×10 18 cm -3 .
Claim 7
Dependent Claim
19 words
A field effect transistor according to claim 1, wherein said first semiconductor layer is formed on a semiconductor substrate.
Claim 8
Dependent Claim
29 words
A field effect transistor according to claim 1, wherein said first semiconductor layer is formed on a buffer layer, and said buffer layer is formed on a semiconductor substrate.
Claim 9
Dependent Claim
17 words
A field effect transistor according to claim 1, wherein said first semiconductor layer contains substantially no impurity.
Claim 10
Dependent Claim
28 words
A field effect transistor according to claim 1, further comprising: a contact layer formed on said third semiconductor layer, and an ohmic electrode formed on said contact layer.
Claim 11
Dependent Claim
23 words
A field effect transistor according to claim 1, wherein said gate electrode is formed on a recess formed in said third semiconductor layer.
Claim 12
Dependent Claim
36 words
A field effect transistor according to claim 1, wherein: said channel layer is made of n + type GaAs, and said third semiconductor layer is made of substantially undoped Al x Ga 1-x As, wherein 0≦X≦0.3.
Claim 13
Dependent Claim
36 words
A field effect transistor according to claim 11, wherein: said first semiconductor layer is made of substantially undoped p - type GaAs, and said second semiconductor layer is made of substantially undoped n - type GaAs.
Claim 14
Dependent Claim
124 words
A field effect transistor comprising: a first semiconductor layer; a channel layer formed on said first semiconductor layer and being made of n + type In y Ga 1-y As, wherein 0≦Y≦0.35, doped with an impurity at a higher concentration and being substantially lattice-matched with said first semiconductor layer; a second semiconductor layer formed on said channel layer and being made of substantially undoped semiconductor material and being substantially lattice-match with said channel layer; a third semiconductor layer formed on said second semiconductor layer and being made of substantially undoped Al x Ga 1-y As, where 0≦X≦0.3, and being substantially lattice-matched with said second semiconductor layer to form a heterojunction therewith; and a gate electrode being in Schottky contact with said third semiconductor layer.
Claim 15
Dependent Claim
124 words
A field effect transistor comprising: a first semiconductor layer; a channel layer formed on said first semiconductor layer and being made of n + type In y Ga 1-y As, wherein 0≦Y≦0.35, doped with an impurity at a higher concentration and being substantially lattice-matched with said first semiconductor layer; a second semiconductor layer formed on said channel layer and being made of substantially undoped semiconductor material and being substantially lattice-match with said channel layer; a third semiconductor layer formed on said second semiconductor layer and being made of substantially undoped Al x Ga 1-y As, where 0≦X≦0.3, and being substantially lattice-matched with said second semiconductor layer to form a heterojunction therewith; and a gate electrode being in Schottky contact with said third semiconductor layer.
References Cited (Backward Citations)
JPS6123364A
Cited
US4833508A
Cited
EP0214047A2
Cited
JPS63218165A
Cited
JPH01268070A
Cited
US5091759A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-04-16 | 1999-10-16 | 2000-04-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-04-16 | 2003-10-16 | 2004-04-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-04-16 | 2007-10-16 | 2008-04-16 | $7700.00 | Window Closed / Lapsed |