US5508211A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making integrated circuit structure with vertical isolation from single crystal substrate comprising isolation layer formed by implantation and annealing of noble gas atoms in substrate
Assignee: LSI Corp
•
Filing: 1994-02-17
•
Granted: 1996-04-16
•
Expires: 2014-02-17
Abstract
Abstract An integrated circuit structure vertically isolated electrically from the underlying substrate is formed in/on a single crystal semiconductor substrate, such as a silicon semiconductor wafer, by first implanting the substrate with a sufficient dosage of noble gas atoms to inhibit subsequent recrystallization of the semiconductor lattice in the implanted region during subsequent annealing, resulting in the formation of an isolation layer comprising implanted noble gas atoms enmeshed with semiconductor atoms in the substrate which has sufficient resistivity to act as an isolation layer. The preferred noble gases used to form such isolation layers are neon, argon, krypton, and xenon. When neon atoms are implanted, the minimum dosage should be at least about 6×10 15 neon atoms/cm 2 to inhibit subsequent recrystallization of the silicon substrate. When argon atoms are implanted, the minimum dosage should be at least about 2×10 15 argon atoms/cm 2 . When krypton is implanted, the minimum dosage should be at least about 6×10 24 krypton atoms/cm 2 . The energy used for the implant should be sufficient to provide an average implant depth sufficient to form, after annealing, the noble gas isolation layer at a depth of at least about 0.5 microns from the surface.
Inventors
- 👤 Abraham Yee
- 👤 Sheldon Aronowitz
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 03:22
CPC Classifications
H; H10; H10P; H10P30/00; H10P30/20; H10P30/202; H10P30/204; H10P30/208; H10P30/209; H10P30/225; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10W; H10W10/00; H10W10/01; H10W10/061; H10W10/10; H10W10/181; H10P90/1908; H10W10/011; H10W10/012; H10W10/014; H10W10/13; H10W10/17
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
158 words
A method of isolating an integrated circuit structure in a single crystal semiconductor substrate comprising a semiconductor wafer from portions of said substrate beneath said integrated circuit structure which comprises: a) forming an isolation layer comprising noble gas atoms enmeshed with semiconductor atoms in a region beneath a surface of said semiconductor substrate by the steps of: i) implanting a region beneath said surface of said substrate through said surface with noble gas atoms at a dosage level and an energy level sufficient to inhibit recrystallization of the semiconductor lattice in the implanted region upon subsequent annealing of said substrate; and ii) then annealing said substrate to recrystallize said semiconductor substrate above said implanted region; resulting in the formation of said isolation layer of noble gas atoms enmeshed with semiconductor atoms; and b) then without oxidizing said implanted region comprising said isolation layer, forming an integrated circuit structure in said substrate between said surface and said isolation layer.
Claim 2
Independent Claim
158 words
A method of isolating an integrated circuit structure in a single crystal semiconductor substrate comprising a semiconductor wafer from portions of said substrate beneath said integrated circuit structure which comprises: a) forming an isolation layer comprising noble gas atoms enmeshed with semiconductor atoms in a region beneath a surface of said semiconductor substrate by the steps of: i) implanting a region beneath said surface of said substrate through said surface with noble gas atoms at a dosage level and an energy level sufficient to inhibit recrystallization of the semiconductor lattice in the implanted region upon subsequent annealing of said substrate; and ii) then annealing said substrate to recrystallize said semiconductor substrate above said implanted region; resulting in the formation of said isolation layer of noble gas atoms enmeshed with semiconductor atoms; and b) then without oxidizing said implanted region comprising said isolation layer, forming an integrated circuit structure in said substrate between said surface and said isolation layer.
Claim 3
Dependent Claim
27 words
The method of claim 1 which further comprises implanting said substrate with noble gas atoms selected from the group consisting of neon, argon, krypton, and xenon atoms.
Claim 4
Dependent Claim
21 words
The method of claim 1 which further comprises implanting neon atoms at an implant energy of at least about 0.75 MeV.
Claim 5
Dependent Claim
30 words
The method of claim 1 which further comprises implanting neon atoms into said substrate at a dosage level of least about 6×10 15 atoms of neon per cm 2 .
Claim 6
Dependent Claim
21 words
The method of claim 1 which further comprises implanting argon atoms at an implant energy of at least about 1.5 MeV.
Claim 7
Dependent Claim
30 words
The method of claim 1 which further comprises implanting argon atoms into said substrate at a dosage level of least about 2×10 15 atoms of argon per cm 2 .
Claim 8
Dependent Claim
21 words
The method of claim 1 which further comprises implanting krypton atoms at an implant energy of at least about 3 MeV.
Claim 9
Dependent Claim
30 words
The method of claim 1 which further comprises implanting krypton atoms into said substrate at a dosage level of least about 6×10 14 atoms of krypton per cm 2 .
Claim 10
Dependent Claim
32 words
The method of claim 1 which further comprises annealing said substrate after said implantation at a temperature of at least about 900° C. for a period of at least about 60 minutes.
Claim 11
Dependent Claim
20 words
The method of claim 1 which further comprises annealing said substrate after said implantation by a rapid thermal annealing step.
Claim 12
Independent Claim
212 words
A method of isolating an integrated circuit structure in a single crystal silicon semiconductor wafer from portions of said substrate beneath said integrated circuit structure which comprises: a) forming an isolation layer, comprising noble gas atoms selected from the group consisting of non, argon, krypton, and xenon atoms, and enmeshed with semiconductor atoms, in a region beneath a surface of said silicon semiconductor wafer by the steps of: i) implanting with said noble gas atoms a region beneath said surface of said silicon wafer by implanting said noble gas atoms through said surface of said wafer: 1) at an energy level sufficient to form said isolation layer of noble gas atoms, after subsequent annealing, at a depth of at least about 0.5 microns from the surface of said wafer; and 2) at a dosage level sufficient to inhibit recrystallization of the silicon semiconductor lattice in the implanted region upon subsequent annealing of said wafer; and ii) then annealing said silicon semiconductor wafer to recrystallize said semiconductor wafer above said implanted region; resulting in the formation of said isolation layer of noble gas atoms enmeshed with semiconductor atoms; and b) then, without oxidizing said isolation layer, forming an integrated circuit structure in said silicon semiconductor wafer between said surface and said isolation layer.
Claim 13
Independent Claim
212 words
A method of isolating an integrated circuit structure in a single crystal silicon semiconductor wafer from portions of said substrate beneath said integrated circuit structure which comprises: a) forming an isolation layer, comprising noble gas atoms selected from the group consisting of non, argon, krypton, and xenon atoms, and enmeshed with semiconductor atoms, in a region beneath a surface of said silicon semiconductor wafer by the steps of: i) implanting with said noble gas atoms a region beneath said surface of said silicon wafer by implanting said noble gas atoms through said surface of said wafer: 1) at an energy level sufficient to form said isolation layer of noble gas atoms, after subsequent annealing, at a depth of at least about 0.5 microns from the surface of said wafer; and 2) at a dosage level sufficient to inhibit recrystallization of the silicon semiconductor lattice in the implanted region upon subsequent annealing of said wafer; and ii) then annealing said silicon semiconductor wafer to recrystallize said semiconductor wafer above said implanted region; resulting in the formation of said isolation layer of noble gas atoms enmeshed with semiconductor atoms; and b) then, without oxidizing said isolation layer, forming an integrated circuit structure in said silicon semiconductor wafer between said surface and said isolation layer.
Claim 14
Independent Claim
164 words
A method of isolating an integrated circuit structure in a single crystal silicon semiconductor wafer from portions of said wafer beneath said integrated circuit structure which comprises: a) forming an isolation layer comprising argon atoms enmeshed with semiconductor atoms in a region beneath the surface of said semiconductor wafer by the steps of: i) implanting a region beneath said surface of said wafer with argon atoms at a dosage level of at least about 2×10 15 argon atoms/cm 2 and an energy level of at least 1.5 meV through said surface to inhibit recrystallization of the semiconductor lattice in the implanted region upon subsequent annealing of said wafer; and ii) then annealing said substrate to recrystallize said silicon semiconductor wafer above said implanted region; resulting in the formation of said isolation layer of argon atoms enmeshed with semiconductor atoms; and b) then, without oxidizing said isolation layer, forming an integrated circuit structure in said silicon semiconductor wafer between said surface and said isolation layer.
Claim 15
Independent Claim
164 words
A method of isolating an integrated circuit structure in a single crystal silicon semiconductor wafer from portions of said wafer beneath said integrated circuit structure which comprises: a) forming an isolation layer comprising argon atoms enmeshed with semiconductor atoms in a region beneath the surface of said semiconductor wafer by the steps of: i) implanting a region beneath said surface of said wafer with argon atoms at a dosage level of at least about 2×10 15 argon atoms/cm 2 and an energy level of at least 1.5 meV through said surface to inhibit recrystallization of the semiconductor lattice in the implanted region upon subsequent annealing of said wafer; and ii) then annealing said substrate to recrystallize said silicon semiconductor wafer above said implanted region; resulting in the formation of said isolation layer of argon atoms enmeshed with semiconductor atoms; and b) then, without oxidizing said isolation layer, forming an integrated circuit structure in said silicon semiconductor wafer between said surface and said isolation layer.
References Cited (Backward Citations)
US3622382A
Cited
US3663308A
Cited
US4053925A
Cited
US5049521A
Cited
US5198371A
Cited
US5334283A
Cited
US5441900A
Cited
US5399507A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-04-16 | 1999-10-16 | 2000-04-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-04-16 | 2003-10-16 | 2004-04-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-04-16 | 2007-10-16 | 2008-04-16 | $7700.00 | Window Closed / Lapsed |