US5506906A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Radio receiver station-seeker stop-signal generator
Assignee: Blaupunkt Werke GmbH
•
Filing: 1994-03-28
•
Granted: 1996-04-09
•
Expires: 2014-03-28
Abstract
Abstract Radio receivers which scan through a predetermined band of the radio spectrum, in a station-seeking mode, must independently detect whether the currently tuned frequency is the central frequency of the transmitting station and whether this transmitter provides a signal whose strength is sufficient, i.e. whose strength exceeds a predetermined threshold value. Once these two conditions are satisfied, the radio generates a "stop" signal which terminates the station-seeking mode, i.e. keeps the tuning circuit set to the frequency which provided the sufficiently strong signal. The present invention provides an unusually simple way to determine whether these two conditions are satisfied, by using a Finite-Impulse-Response digital filter (2) to extract a d.c. component of the demodulated signal (MPX), for comparison (6) with a predetermined maximum value, and by filtering (10) a field strength signal (FST), for comparison (11) with a predetermined minimum value. When both conditions are satisfied, a simple AND-gate (8) generates the stop-signal.
Inventors
- 👤 Matthias Herrmann
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 11:30
CPC Classifications
H; H03; H03J; H03J1/00; H03J1/0008; H03J1/0091
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
247 words
A circuit for generating a stop-signal in a station-seeking portion of a radio receiver having means for deriving a received signal and means for generating a received-signal field strength signal (FST), said circuit comprising means having an input (1) receiving said received signal; means for digitally demodulating the received signal at a first sampling rate and providing a demodulated signal; means for sampling the demodulated signal at a second sampling rate, which is lower than said first sampling rate and providing a sampled signal; a low-pass filter (4) coupled to receive the sampled signal and deriving a d.c. component value (Y) from the sampled signal; first comparing means (6) comparing said d.c. component value (Y) with a first comparison value (C1) and providing a first output representative of the result of said comparison when said d.c. component value (Y) is below said first comparison value; second comparing means (11), having an input (9) receiving said field strength signal (FST), for comparing said field strength signal to a predetermined minimum field strength value (C2) and providing a second output when said field strength signal exceeds said predetermined minimum field strength value (C2; and logic means (8), having inputs connected to the first output of said first comparing means (6) and the second output of said second comparing means (11), and generating (12) said stop-signal whenever said d.c. component value is below said first comparison value, and said field strength signal exceeds said predetermined minimum field strength value (C2).
Claim 2
Dependent Claim
247 words
A circuit for generating a stop-signal in a station-seeking portion of a radio receiver having means for deriving a received signal and means for generating a received-signal field strength signal (FST), said circuit comprising means having an input (1) receiving said received signal; means for digitally demodulating the received signal at a first sampling rate and providing a demodulated signal; means for sampling the demodulated signal at a second sampling rate, which is lower than said first sampling rate and providing a sampled signal; a low-pass filter (4) coupled to receive the sampled signal and deriving a d.c. component value (Y) from the sampled signal; first comparing means (6) comparing said d.c. component value (Y) with a first comparison value (C1) and providing a first output representative of the result of said comparison when said d.c. component value (Y) is below said first comparison value; second comparing means (11), having an input (9) receiving said field strength signal (FST), for comparing said field strength signal to a predetermined minimum field strength value (C2) and providing a second output when said field strength signal exceeds said predetermined minimum field strength value (C2; and logic means (8), having inputs connected to the first output of said first comparing means (6) and the second output of said second comparing means (11), and generating (12) said stop-signal whenever said d.c. component value is below said first comparison value, and said field strength signal exceeds said predetermined minimum field strength value (C2).
Claim 3
Dependent Claim
32 words
The circuit of claim 1, including an absolute value measuring stage (5) coupled to the low-pass filter (4) to form, together with said low-pass filter (4), a d.c. component value deriving means.
Claim 4
Dependent Claim
14 words
The circuit of claim 1, wherein said demodulated signal is a stereo multiplex signal.
Claim 5
Dependent Claim
32 words
The circuit of claim 3, including an absolute value measuring stage (5) coupled to the low-pass filter (4) to form, together with said low-pass filter (4), a d.c. component value deriving means.
Claim 6
Dependent Claim
35 words
The circuit of claim 1, wherein said first sampling rate represents an oversampling of a received broadcast signal, and said second sampling rate is a lower frequency than the frequency of said received broadcast signal.
Claim 7
Dependent Claim
31 words
The circuit of claim 5, wherein said first sampling rate is 228 kHz; said received broadcast signal has a frequency of 57 kHz and said second sampling rate is 9.5 kHz.
Claim 8
Dependent Claim
35 words
The circuit of claim 1, wherein said first sampling rate is an integer multiple of said second sampling rate; and said integer multiple is 24, and said d.c. component deriving means includes 23 delay elements.
Claim 9
Dependent Claim
98 words
The circuit of claim 1, wherein said first sampling rate is an integer multiple of said second sampling rate; and said d.c. component deriving means includes a Finite-Impulse-Response (FIR) digital filter (2) in which a series of delay elements each retard their respective input signal by one period of said first sampling rate, each output signal of a delay element is multiplied by a coefficient (K) to form a respective intermediate signal, said respective intermediate signals are summed; and said integer multiple is equal to a count of said FIR filter input signal and said respective intermediate signals.
Claim 10
Dependent Claim
11 words
The circuit of claim 8, wherein said integer multiple is 24.
References Cited (Backward Citations)
US3714580A
Cited
DE2724068A1
Cited
GB2035736A
Cited
US4262363A
Cited
US4450586A
Cited
US4387469A
Cited
GB2100084A
Cited
US4580285A
Cited
US4509204A
Cited
US4709406A
Cited
US5077827A
Cited
US5239684A
Cited
US5073975A
Cited
US5125105A
Cited
US5355526A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-04-09 | 1999-10-09 | 2000-04-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-04-09 | 2003-10-09 | 2004-04-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-04-09 | 2007-10-09 | 2008-04-09 | $7700.00 | Window Closed / Lapsed |