US5077827A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Warning receiver readiness monitoring circuit
Assignee: Blaupunkt Werke GmbH
•
Filing: 1990-01-24
•
Granted: 1991-12-31
•
Expires: 2010-01-24
Abstract
Abstract A warning radio receiver is adapted to receive not only a recognition signal for emergency broadcast but also two further recognition signals, namely a warning network transmitter recognition signal and a warning region recognition signal. If, for example, the currently tuned transmitter changes its warning region recognition signal, after the expiration of the timing period of a first timer 16, one or more seeking operations for other transmitters with the predetermined warning region recognition signal are started. If a predetermined number of such seeking operations remain unsuccessful, the reception readiness of the transmitter is demonstrated by switchover to a transmitter associated with a different warning region. If such other transmitters also cannot be found, exceeding another predetermined number of fruitless seeking operations results in the generation of a receiver malfunction indication.
Inventors
- 👤 Rudolf Messerschmidt
- 👤 Gerolf Schlabe
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 17:51
CPC Classifications
H; H04; H04W; H04W84/00; H04W88/00; H04W88/02; H04W88/022; H04H; H04H20/00; H04H20/53; H04H20/59; H04H60/00; H04H60/29; H04H60/32
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
174 words
Readiness monitoring circuit, in combination with a warning radio receiver adapted to receive a primary carrier and an auxiliary carrier, said warning radio receiver having a tuner (2); a decoder (5), connected to an output of said tuner, for recognition signals modulated on said auxiliary carrier; a timer (16) having a reset input connected (6, 8, 15) to an output of said decoder (5); and means (25-28), responsive to expiration of a timing period of said timer (16), for indicating malfunction or error in said receiver, comprising, in accordance with the invention, a circuit (17), connected to an output of said timer (16), for starting a seeking operation in said tuner (2) for a transmitter operating at a different frequency and for generating an output signal indicating whether said seeking operation was successful; and counter means (19), connected to an output of said circuit (17), and responsive to a predetermined number of said output signals of said starting circuit (17), for actuating said malfunction indicating means (25-28) when said predetermined number has been exceeded.
Claim 2
Dependent Claim
174 words
Readiness monitoring circuit, in combination with a warning radio receiver adapted to receive a primary carrier and an auxiliary carrier, said warning radio receiver having a tuner (2); a decoder (5), connected to an output of said tuner, for recognition signals modulated on said auxiliary carrier; a timer (16) having a reset input connected (6, 8, 15) to an output of said decoder (5); and means (25-28), responsive to expiration of a timing period of said timer (16), for indicating malfunction or error in said receiver, comprising, in accordance with the invention, a circuit (17), connected to an output of said timer (16), for starting a seeking operation in said tuner (2) for a transmitter operating at a different frequency and for generating an output signal indicating whether said seeking operation was successful; and counter means (19), connected to an output of said circuit (17), and responsive to a predetermined number of said output signals of said starting circuit (17), for actuating said malfunction indicating means (25-28) when said predetermined number has been exceeded.
Claim 3
Dependent Claim
68 words
Circuit according to claim 1, further comprising an error coincidence circuit (20) connected to an output of said counter means (19); non-volatile memory means (21) connected to an input of said error coincidence circuit (20); and a manually resettable memory (26) forming a part of said malfunction indicating means (25-28), and wherein said malfunction indicating means (25-28) is connected to an output of said error coincidence circuit (20).
Claim 4
Dependent Claim
62 words
Circuit according to claim 1, further comprising means (9, 22, 29), responsive to a predetermined number of unsuccessful seeking operations for a transmitter with a predetermined (92) recognition signal, for tuning said receiver to a transmission without such recognition signal; and means (32, 33), responsive to reception of signals representing said transmission without recognition signal, for resetting said receiver to with-recognition-signal-only mode.
Claim 5
Dependent Claim
62 words
Circuit according to claim 2, further comprising means (9, 22, 29), responsive to a predetermined number of unsuccessful seeking operations for a transmitter with a predetermined (92) recognition signal, for tuning said receiver to a transmission without such recognition signal; and means (32, 33), responsive to reception of signals representing said transmission without recognition signal, for resetting said receiver to with-recognition-signal-only mode.
Claim 6
Dependent Claim
102 words
Circuit according to claim 4, wherein said timer (16) and said counter means (19) each have a reset input, connected in parallel to each other, outputs of said counter means (19) are connected to respective first inputs of a switchover coincidence circuit (22) and further comprising; a switchover memory (23), having outputs connected to respective second inputs of said switchover coincidence circuit (22); an OR-gate (29), having inputs connected to respective outputs of said decoder (9) and of said switchover coincidence circuit (22), and an output connected (8) to said reset inputs of said timer (16) and of said counter means (19).
Claim 7
Dependent Claim
37 words
Circuit according to claim 5, further comprising a second timer (30) for maintaining, for a predetermined period, tuning to said transmission without recognition signal, and having an output connected to a further input of said OR-gate (29).
References Cited (Backward Citations)
US3568065A
Cited
US3949401A
Cited
US4435843A
Cited
US4450589A
Cited
US4476581A
Cited
US4476573A
Cited
US4499603A
Cited
US4434504A
Cited
US4862513A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-12-30 | 1995-07-01 | 1995-12-31 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-12-30 | 1999-07-01 | 1999-12-31 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-12-30 | 2003-07-01 | 2003-12-31 | $7700.00 | Window Closed / Lapsed |