US5506519A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Low energy differential logic gate circuitry having substantially invariant clock signal loading
Assignee: AT&T Inc
•
Filing: 1994-06-03
•
Granted: 1996-04-09
•
Expires: 2014-06-03
Abstract
Abstract An energy efficient logic gate circuit design that provides a substantially constant load to a clock source regardless of logic signal inputs to, or outputs from, the gate. The gate provides two complementary outputs and utilizes cross-coupled transistors to ensure that the outputs remain valid (complementary) after the logic inputs become invalid. Two blocks, each having a node coupling to the clock source and performing complementary logic functions, in combination with diodes for recharging the outputs of the gate, present the constant load to the clock source.
Inventors
- 👤 Steven C. Avery
- 👤 John S. Denker
- 👤 Alexander G. Dickinson
- 👤 Alan H. Kramer
- 👤 Thomas R. Wik
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 14:41
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/0008; H03K19/0019; H03K19/02; H03K19/173; H03K19/1733; H03K19/1738; H03K3/00; H03K3/02; H03K3/353; H03K3/356; H03K3/356017; H03K3/356026; H03K3/356104; H03K3/356113; H03K3/356121
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
77 words
In an integrated circuit, a logic circuit having at least first and second complementary inputs, first and second complementary outputs, and a clock input, CHARACTERIZED BY: first and second logic blocks, each block having an input coupling to at least one of the complementary inputs, a node coupling to the clock input, and an output; and cross-coupled first and second transistors each being disposed in series between corresponding logic block outputs and first and second complementary outputs.
Claim 2
Dependent Claim
77 words
In an integrated circuit, a logic circuit having at least first and second complementary inputs, first and second complementary outputs, and a clock input, CHARACTERIZED BY: first and second logic blocks, each block having an input coupling to at least one of the complementary inputs, a node coupling to the clock input, and an output; and cross-coupled first and second transistors each being disposed in series between corresponding logic block outputs and first and second complementary outputs.
Claim 3
Dependent Claim
54 words
The logic circuit recited in claim 1, wherein the first and second logic blocks each have at least one transistor, the transistor having two outputs and an input, the input coupling to an input of the logic block and respective ones of the two outputs coupling to the node and output of that block.
Claim 4
Dependent Claim
83 words
The logic circuit recited in claim 1, wherein the first and second logic blocks are each characterized by: a combination of transistors, each transistor having two outputs and an input, each input coupling to an input of the logic block and respective ones of the two outputs coupling to the node and output of the block; wherein the combination of transistors in the first block performs a predetermined logic function and the other logic block performs the complement of the predetermined logic function.
Claim 5
Dependent Claim
29 words
The logic circuit as recited in claims 2 or 3, further characterized by a recharge circuit disposed between the clock input and the complementary outputs of the logic circuit.
Claim 6
Dependent Claim
17 words
The logic gate as recited in claim 4, wherein the transistors are all of the same polarity.
Claim 7
Dependent Claim
28 words
The logic circuit recited in claim 5, wherein the recharge circuit are first and second diodes disposed between the clock input and corresponding outputs of the logic circuit.
Claim 8
Dependent Claim
55 words
A logic array characterized by at least two logic circuits as recited in claim 1, disposed in series as first and second logic circuits, wherein the clock input to the first logic circuit is driven by a clock signal phase shifted relative to a clock signal driving the clock input to the second logic circuit.
Claim 9
Dependent Claim
164 words
In an integrated circuit, a logic circuit having at least first and second complementary inputs, first and second complementary outputs, and a clock input, CHARACTERIZED BY: first and second logic blocks which implement mutually complementary predetermined logic functions, each block having an input coupling to at least one of the complementary inputs, a node coupling to the clock input providing a load on the clock input, and outputs coupling to the corresponding first and second complementary outputs of the logic circuit; wherein the first and second logic blocks each have at least one transistor, the transistor having two outputs and an input, the input coupling to an input of the logic block and respective ones of the two outputs coupling to the node and the output of that block, and wherein the load to the clock input provided by the combination of the first and second logic blocks is substantially constant for allowable logic input combinations applied to the inputs of the logic circuit.
Claim 10
Dependent Claim
164 words
In an integrated circuit, a logic circuit having at least first and second complementary inputs, first and second complementary outputs, and a clock input, CHARACTERIZED BY: first and second logic blocks which implement mutually complementary predetermined logic functions, each block having an input coupling to at least one of the complementary inputs, a node coupling to the clock input providing a load on the clock input, and outputs coupling to the corresponding first and second complementary outputs of the logic circuit; wherein the first and second logic blocks each have at least one transistor, the transistor having two outputs and an input, the input coupling to an input of the logic block and respective ones of the two outputs coupling to the node and the output of that block, and wherein the load to the clock input provided by the combination of the first and second logic blocks is substantially constant for allowable logic input combinations applied to the inputs of the logic circuit.
Claim 11
Dependent Claim
84 words
The logic circuit recited in claim 8, wherein the first and second logic blocks are each characterized by: a combination of transistors, each transistor having two outputs and an input, each input coupling to an input of the logic block and respective ones of the two outputs coupling to the node and the output of the block; wherein the combination of transistors in the first block performs the predetermined logic function and the other logic block performs the complement of the predetermined logic function.
Claim 12
Dependent Claim
32 words
The logic circuit as recited in claims 9, further characterized by: cross-coupled first and second transistors each being disposed in series between corresponding logic block outputs and first and second complementary outputs.
Claim 13
Dependent Claim
27 words
The logic circuit as recited in claims 10, further characterized by a recharge circuit disposed between the clock input and the complementary outputs of the logic circuit.
Claim 14
Dependent Claim
17 words
The logic gate as recited in claim 11, wherein the transistors are all of the same polarity.
Claim 15
Dependent Claim
28 words
The logic circuit recited in claim 12, wherein the recharge circuit are first and second diodes disposed between the clock input and corresponding outputs of the logic circuit.
Claim 16
Dependent Claim
47 words
A logic array characterized by at least two series-coupled logic circuits as recited in claim 8, wherein the the clock input to the first logic circuit is driven by a clock signal phase shifted from a clock signal driving the clock input to the second logic circuit.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-04-09 | 1999-10-09 | 2000-04-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-04-09 | 2003-10-09 | 2004-04-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-04-09 | 2007-10-09 | 2008-04-09 | $7700.00 | Window Closed / Lapsed |