Patent US5506168A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5506168A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for manufacturing semiconductor device

Assignee: Toshiba Corp
•
Filing: 1994-10-11
•
Granted: 1996-04-09
•
Expires: 2014-10-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for manufacturing a semiconductor device of the present invention has the step of forming an insulation material on a main surface of a semiconductor substrate. A groove is formed to extend from the surface of the material film to the substrate. The groove is buried with a first insulation film. By use of the first insulation film as an etching mask, the material film is removed, so that a projecting portion projecting to the first insulation film from the main surface can be obtained. A second insulation film is formed on a side surface or the projecting portion in a slope shape, which is from the top portion of the projecting portion to the main surface.

Inventors

  • 👤 Shigeru Morita
  • 👤 Fumitomo Matsuoka
  • 👤 Hisao Yoshimura
  • 👤 Takeo Maeda

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 08:32
CPC Classifications
H; H10; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/014; H10W10/0148; H10W10/10; H10W10/17; Y; Y10; Y10S; Y10S438/00; Y10S438/978

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 200 words
A method for manufacturing a semiconductor device comprising the steps of: forming a first material film over a main surface of a semiconductor substrate; forming a second material film on said first material film; forming a third material film on said second material film; etching said first, second, and third material films sequentially so as to form an opening; forming a first insulating film on said third material film including said opening; etching said substrate while etching said first insulation film by anisotropic etching so as to form a groove in said substrate and to form a side wall, formed of said first insulation film, on the substrate surface adjacent the groove; burying at least said groove with a second insulation film; etching said second insulation film, said second material film, and said first material film using a polishing process in which the etching rate of said second material film is larger than the etching rate of the second insulation film and the etching rate of the second insulation film is larger than the etching rate of the first material film; and removing said first material film by use of said first and second insulation films as an etching mask.
Claim 2
Independent Claim 200 words
A method for manufacturing a semiconductor device comprising the steps of: forming a first material film over a main surface of a semiconductor substrate; forming a second material film on said first material film; forming a third material film on said second material film; etching said first, second, and third material films sequentially so as to form an opening; forming a first insulating film on said third material film including said opening; etching said substrate while etching said first insulation film by anisotropic etching so as to form a groove in said substrate and to form a side wall, formed of said first insulation film, on the substrate surface adjacent the groove; burying at least said groove with a second insulation film; etching said second insulation film, said second material film, and said first material film using a polishing process in which the etching rate of said second material film is larger than the etching rate of the second insulation film and the etching rate of the second insulation film is larger than the etching rate of the first material film; and removing said first material film by use of said first and second insulation films as an etching mask.

References Cited (Backward Citations)

US4160991A Cited
JPH01107554A Cited
JPH01316152A Cited
JPH02304926A Cited
JPH0697661A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-04-09 1999-10-09 2000-04-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-04-09 2003-10-09 2004-04-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-04-09 2007-10-09 2008-04-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag