← Back to Patent Explorer
US5504036A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of manufacturing semiconductor devices with semiconductor elements formed in a layer of semiconductor material provided on a support slice

Assignee: Adeia Semiconductor Technologies LLC
•
Filing: 1995-05-23
•
Granted: 1996-04-02
•
Expires: 2015-05-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method is provided of manufacturing a semiconductor device whereby semiconductor elements (5) and conductor tracks (14) are formed on a first side (2) of a semiconductor slice (1) which is provided with a layer of semiconductor material (4) disposed on an insulating layer (3). Then the semiconductor slice (1) is fastened with said first side (2) to a support slice (15), after which material is removed from the semiconductor slice (1) from the other, second side (17) until the insulating layer (3) has become exposed. The insulating layer (3) is provided with contact windows (18) in which conductive elements (19) are provided. This is done from the first side (2) of the semiconductor slice (1) before the latter is fastened to the support slice (15). The semiconductor elements (5) are externally contacted with a contact wire (20) via the conductive elements (19). The contact windows (18) and the conductive elements (19) may be formed during process steps which are carried out for manufacturing the semiconductor elements.

Inventors

  • 👤 Ronald Dekker
  • 👤 Henricus G. R. Maas
  • 👤 Wilhelmus T. A. J. van den Einden

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 18:50
CPC Classifications
H; H10; H10P; H10P72/00; H10P72/70; H10P72/74; H10D; H10D86/00; H10D86/01; H10W; H10W20/00; H10W20/20; H10W72/00; H10W72/01; H10W72/019; H10W72/90; H10P72/7426; H10P72/743; H10P72/7432; H10W72/50; H10W72/531; H10W72/536; H10W72/59; H10W72/951; H10W72/952; Y; Y10; Y10S; Y10S148/00; Y10S148/012

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 132 words
A method of manufacturing semiconductor devices whereby semiconductor elements and conductor tracks are formed on a first side of a semiconductor slice comprising a layer of semiconductor material lying on an insulating layer, after which the semiconductor slice is fastened with this first side to a support slice, and after which material is removed from the semiconductor slice from the other, second side until the insulating layer has been exposed, during which method the insulating layer is provided with contact windows in which conductive elements are provided which are connected to the semiconductor elements, characterized in that the insulating layer is provided with contact windows and the conductive elements are provided in the contact windows from the first side of the semiconductor slice before the latter is fastened to the support slice.
Claim 2
Independent Claim 132 words
A method of manufacturing semiconductor devices whereby semiconductor elements and conductor tracks are formed on a first side of a semiconductor slice comprising a layer of semiconductor material lying on an insulating layer, after which the semiconductor slice is fastened with this first side to a support slice, and after which material is removed from the semiconductor slice from the other, second side until the insulating layer has been exposed, during which method the insulating layer is provided with contact windows in which conductive elements are provided which are connected to the semiconductor elements, characterized in that the insulating layer is provided with contact windows and the conductive elements are provided in the contact windows from the first side of the semiconductor slice before the latter is fastened to the support slice.
Claim 3
Dependent Claim 52 words
A method as claimed in claim 1, characterized in that after the formation of the contact windows in the insulating layer a conductive layer is deposited on the first side of the semiconductor slice, in which subsequently both the conductor tracks and the conductive elements are formed by patterning the conductive layer.
Claim 4
Dependent Claim 43 words
A method as claimed in claim 2, characterized in that the layer of conductive material is deposited on a conductive base layer after which the conductor tracks and the conductive elements are formed by patterning both the conductive layer and the base layer.
Claim 5
Dependent Claim 28 words
A method as claimed in claim 2, characterized in that the contact windows are provided with an auxiliary layer on their bottom before the conductive layer is deposited.
Claim 6
Dependent Claim 27 words
A method as claimed in claim 4, characterized in that, after the insulating layer has been exposed, the conductive layer inside the contact windows is also exposed.
Claim 7
Dependent Claim 27 words
A method as claimed in claim 3, characterized in that, after the insulating layer has been exposed, the conductive layer inside the contact windows is also exposed.

References Cited (Backward Citations)

US4532003A Cited
US4596069A Cited
US5081061A Cited
US5091330A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-04-02 1999-10-02 2000-04-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-04-02 2003-10-02 2004-04-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-04-02 2007-10-02 2008-04-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag