Patent US5502838A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5502838A Expired / Lapsed US ⏱️ 0.0 years remaining

Temperature management for integrated circuits

Assignee: PDACO Ltd
•
Filing: 1994-04-28
•
Granted: 1996-03-26
•
Expires: 2014-04-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A system for controlling temperature buildup in an IC employs a temperature sensor to provide an indication of the IC temperature to a control circuit which is configured to provide an operational clock rate to the IC which is less than the system clock rate, based on a function of the temperature of the IC or its package. In one embodiment temperature sensors are implemented as solid-state circuitry within different functional areas of a single IC, such as a microprocessor, In other embodiments, operating voltage is lowered as operating frequency is lowered. In yet another embodiment temperature sensing of multiple processors in a system is provided to a controller or controllers which are configured to allocate workload between the processors as a means to limit temperature rise, as well as to lower operational clock rate and to lower operating voltage.

Inventors

  • 👤 Dan Kikinis

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 16:20
CPC Classifications
H; H10; H10D; H10D89/00; H10D89/10; H10D89/105; G; G05; G05D; G05D23/00; G05D23/19; G05D23/1919; G06; G06F; G06F1/00; G06F1/16; G06F1/20; G06F1/203; G06F1/206; H04; H04M; H04M1/00; H04M1/72; H04M1/725; H04M3/00; H04M3/42; H04M3/42314; H04M3/42323; H04N; H04N2201/00; H04N2201/0008; H04N2201/0034; H04N2201/0048; H04N2201/0049; H04N2201/0051; H04N2201/0053; Y; Y02; Y02D; Y02D10/00

Claims Analysis

Total Claims: 17
Claim 1
Independent Claim 166 words
In a single integrated circuit (IC) chip having first and second functional circuits occupying distinct first and second regions of the chip, a system for selective regional temperature control, comprising: a first temperature sensor within the region of the first functional circuit and a first clock rate adjusting circuit supplying operational frequency to the first functional circuit; a second temperature sensor within the region of the second functional circuit and a second clock rate adjusting circuit supplying operational frequency to the second functional circuit; and logic control circuitry connected to the first and second temperature sensors and to the first and second clock rate adjusting circuits; wherein the logic control circuitry signals the first clock rate adjusting circuit to lower clock rate to the first functional circuit in response to increasing temperature sensed by the first temperature sensor, and signals the second clock rate adjusting circuit to lower clock rate to the second functional circuit in response to increasing temperature sensed by the second temperature sensor.
Claim 2
Dependent Claim 166 words
In a single integrated circuit (IC) chip having first and second functional circuits occupying distinct first and second regions of the chip, a system for selective regional temperature control, comprising: a first temperature sensor within the region of the first functional circuit and a first clock rate adjusting circuit supplying operational frequency to the first functional circuit; a second temperature sensor within the region of the second functional circuit and a second clock rate adjusting circuit supplying operational frequency to the second functional circuit; and logic control circuitry connected to the first and second temperature sensors and to the first and second clock rate adjusting circuits; wherein the logic control circuitry signals the first clock rate adjusting circuit to lower clock rate to the first functional circuit in response to increasing temperature sensed by the first temperature sensor, and signals the second clock rate adjusting circuit to lower clock rate to the second functional circuit in response to increasing temperature sensed by the second temperature sensor.
Claim 3
Dependent Claim 14 words
A system as in claim 1 wherein the single IC chip is a microprocessor.
Claim 4
Dependent Claim 27 words
A system as in claim 1 wherein the first and second temperature sensors comprise solid-state circuitry implemented in the first and second regions of the chip, respectively.
Claim 5
Dependent Claim 71 words
A system as in claim 1 further comprising power control circuitry connected to the first and second functional circuits and to the logic control circuitry, wherein the logic control circuitry adjusts voltage to the first functional circuit as a function of the clock frequency provided to the first functional circuit, and adjusts voltage to the second functional circuit as a function of the clock frequency provided to the second functional circuit.
Claim 6
Independent Claim 105 words
A system for controlling temperature of individual microprocessors in a multiprocessor system, wherein the microprocessors are interconnected by a bus, comprising: a first temperature sensor in contact with a first microprocessor in the multiprocessor system; a second temperature sensor in contact with a second microprocessor in the multiprocessor system; a bus controller connected to the bus; and logic control circuitry connected to the first and second temperature sensors and to the bus control circuitry; wherein the logic control circuitry monitors the temperature of the first and second microprocessors, and signals the bus controller to route microprocessor tasks preferentially to the microprocessor at the lower temperature.
Claim 7
Independent Claim 105 words
A system for controlling temperature of individual microprocessors in a multiprocessor system, wherein the microprocessors are interconnected by a bus, comprising: a first temperature sensor in contact with a first microprocessor in the multiprocessor system; a second temperature sensor in contact with a second microprocessor in the multiprocessor system; a bus controller connected to the bus; and logic control circuitry connected to the first and second temperature sensors and to the bus control circuitry; wherein the logic control circuitry monitors the temperature of the first and second microprocessors, and signals the bus controller to route microprocessor tasks preferentially to the microprocessor at the lower temperature.
Claim 8
Dependent Claim 50 words
A system as in claim 5 further comprising clock frequency adjusting circuitry connected to the logic control circuitry and to the first and second microprocessors, wherein the logic control circuitry signals the clock frequency adjusting circuitry to lower clock frequency individually to the microprocessors as a function of increasing temperature.
Claim 9
Dependent Claim 47 words
A system as in claim 6 further comprising power control circuitry connected to the first and second microprocessors and to the logic control circuitry, wherein the logic control circuitry signals the power control circuitry to lower operating voltage to microprocessors individually in conjunction with lowering clock frequency.
Claim 10
Independent Claim 122 words
A method for selective regional temperature control in a microprocessor chip having first and second distinct functional circuits occupying distinct first and second regions of the chip respectively, comprising steps of: (a) sensing the temperature of the first region with a first temperature sensor within the first region, and of the second region with a second temperature sensor within the second region; (b) providing an indication of the temperature of each region to a logic control circuit connected to a clock rate adjusting circuit in turn connected to the first and second functional circuits; and (c) altering clock rate to the first and second functional circuits individually as a function of the temperature indicated by the first and second temperature sensors respectively.
Claim 11
Independent Claim 122 words
A method for selective regional temperature control in a microprocessor chip having first and second distinct functional circuits occupying distinct first and second regions of the chip respectively, comprising steps of: (a) sensing the temperature of the first region with a first temperature sensor within the first region, and of the second region with a second temperature sensor within the second region; (b) providing an indication of the temperature of each region to a logic control circuit connected to a clock rate adjusting circuit in turn connected to the first and second functional circuits; and (c) altering clock rate to the first and second functional circuits individually as a function of the temperature indicated by the first and second temperature sensors respectively.
Claim 12
Dependent Claim 23 words
The method of claim 8 wherein the first and second temperature sensors comprise solid-state circuitry implemented in the first and second regions respectively.
Claim 13
Dependent Claim 26 words
The method of claim 8 further comprising a step for adjusting operating voltage provided to each functional circuit as a function of the altered clock rate.
Claim 14
Independent Claim 64 words
A method for controlling temperature of individual microprocessors in a multiprocessor system, wherein the microprocessors are interconnected by a bus, comprising steps of: (a) sensing temperature of individual microprocessors in the multiprocessor system; (b) reporting the sensed temperatures to a logic control circuit; and (c) signalling a bus controller connected to the bus to route microprocessor tasks preferentially to microprocessors at the lowest temperatures.
Claim 15
Independent Claim 64 words
A method for controlling temperature of individual microprocessors in a multiprocessor system, wherein the microprocessors are interconnected by a bus, comprising steps of: (a) sensing temperature of individual microprocessors in the multiprocessor system; (b) reporting the sensed temperatures to a logic control circuit; and (c) signalling a bus controller connected to the bus to route microprocessor tasks preferentially to microprocessors at the lowest temperatures.
Claim 16
Dependent Claim 21 words
The method of claim 11 further comprising a step for lowering clock frequency to microprocessors as a function of increasing temperature.
Claim 17
Dependent Claim 22 words
The method of claim 12 further comprising a step for lowering operating voltage to microprocessors in conjunction with lowering operating clock frequency.

References Cited (Backward Citations)

US4092693A Cited
US4625128A Cited
US4918505A Cited
US5094546A Cited
US5315214A Cited
US5287292A Cited
US5359234A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-03-26 1999-09-25 2000-03-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-03-26 2003-09-25 2004-03-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-03-26 2007-09-25 2008-03-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag