US5500827A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for improved DRAM refresh operation
Assignee: Apple Inc
•
Filing: 1995-08-11
•
Granted: 1996-03-19
•
Expires: 2015-08-11
Abstract
Abstract The present invention facilitates the Dynamic Random Access Memory (DRAM) refresh function in a less obtrusive manner than in the prior art. The present invention facilitates the refresh function during idle time when the DRAM is not busy handling read or write transactions. If insufficient idle time exists then the present invention will force a refresh operation thus ensuring that all memory cells are maintained in a properly charged state.
Inventors
- 👤 Farid A. Yazdy
- 👤 Michael J. Dhuey
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 04:33
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/406; G06; G06F; G06F13/00; G06F13/14; G06F13/16; G06F13/1605; G06F13/161; G06F13/1636
Claims Analysis
Total Claims: 27
Claim 1
Independent Claim
132 words
An improved refresh method for performing a refresh operation on a Dynamic Random Access Memory (DRAM), coupled to a memory bus, during a refresh cycle, said improved refresh method comprising the following steps: a) determining whether said DRAM is idle by monitoring said memory bus for signals during a predetermined time period immediately following a beginning of a refresh cycle; b) if said DRAM becomes idel during said predetermined time period following the beginning of said refresh cycle, then voluntarily performing said refresh operation beginning during said predetermined time; and c) if said DRAM does not become idle during said predetermined time period following the beginning of said refresh cycle, then mandatorily performing said refresh operation after completion of any DRAM transaction in process at the end of said predetermined time period.
Claim 2
Dependent Claim
132 words
An improved refresh method for performing a refresh operation on a Dynamic Random Access Memory (DRAM), coupled to a memory bus, during a refresh cycle, said improved refresh method comprising the following steps: a) determining whether said DRAM is idle by monitoring said memory bus for signals during a predetermined time period immediately following a beginning of a refresh cycle; b) if said DRAM becomes idel during said predetermined time period following the beginning of said refresh cycle, then voluntarily performing said refresh operation beginning during said predetermined time; and c) if said DRAM does not become idle during said predetermined time period following the beginning of said refresh cycle, then mandatorily performing said refresh operation after completion of any DRAM transaction in process at the end of said predetermined time period.
Claim 3
Dependent Claim
24 words
The improved refresh method of claim 1 wherein said DRAM becomes idle if no read or write transactions are being performed on said DRAM.
Claim 4
Dependent Claim
27 words
The improved refresh method of claim 1 wherein said DRAM becomes idle if there is no Transfer Start (TS) signal immediately following a Transfer Acknowledge (TA) signal.
Claim 5
Dependent Claim
59 words
The improved refresh method of claim 1 wherein said DRAM becomes idle if there is no Transfer Start (TS) signal immediately following a Transfer Acknowledge (TA) signal in the case of a normal transaction or if there is no Transfer Start (TS) signal immediately following a fourth Transfer Acknowledge (TA) signal in the case of a burst mode transaction.
Claim 6
Dependent Claim
20 words
The improved refresh method of claim 2 wherein said predetermined time period is equal to one-half of said refresh cycle.
Claim 7
Dependent Claim
112 words
An improved refresh apparatus for performing a refresh operation on Dynamic Random Access Memory (DRAM) during a refresh cycle, said improved refresh apparatus comprising: means for determining whether said DRAM is idle by monitoring a memory bus for signals during a predetermined time period immediately following a beginning of a refresh cycle; means for performing said refresh operation voluntarily if said DRAM becomes idle during said predetermined time period following the beginning of said refresh cycle; and means for performing said refresh operation mandatorily after the completion of any DRAM transaction in process at the end of said predetermined time if said DRAM does not become idle during said predetermined time period.
Claim 8
Dependent Claim
112 words
An improved refresh apparatus for performing a refresh operation on Dynamic Random Access Memory (DRAM) during a refresh cycle, said improved refresh apparatus comprising: means for determining whether said DRAM is idle by monitoring a memory bus for signals during a predetermined time period immediately following a beginning of a refresh cycle; means for performing said refresh operation voluntarily if said DRAM becomes idle during said predetermined time period following the beginning of said refresh cycle; and means for performing said refresh operation mandatorily after the completion of any DRAM transaction in process at the end of said predetermined time if said DRAM does not become idle during said predetermined time period.
Claim 9
Dependent Claim
24 words
The improved refresh apparatus of claim 6 wherein said DRAM becomes idle if no read or write transactions are being performed on said DRAM.
Claim 10
Dependent Claim
27 words
The improved refresh apparatus of claim 6 wherein said DRAM becomes idle if there is no transfer Start (TS) signal immediately following a Transfer Acknowledge (TA) signal.
Claim 11
Dependent Claim
58 words
The improved refresh apparatus of claim 6 wherein said DRAM becomes idle if there is no Transfer Start (TS) signal immediately following a Transfer Acknowledge (TA) signal in the case of normal transaction or if there is no Transfer Start (TS) signal immediately following a fourth Transfer Acknowledge (TA) signal in the case of a burst mode transaction.
Claim 12
Dependent Claim
20 words
The improved refresh apparatus of claim 7 wherein said predetermined time period is equal to one-half of said refresh cycle.
Claim 13
Dependent Claim
79 words
An improved method for performing a refresh operation on a Dynamic Random Access Memory (DRAM) device during a refresh cycle, said improved refresh method comprising performing said refresh operation: i) during a first DRAM idle period, if a first DRAM idle period begins within a predetermined period following the beginning of said refresh cycle, else ii) starting after the end of any DRAM transaction in process at the end of said predetermined period, and before any successive DRAM transaction.
Claim 14
Dependent Claim
79 words
An improved method for performing a refresh operation on a Dynamic Random Access Memory (DRAM) device during a refresh cycle, said improved refresh method comprising performing said refresh operation: i) during a first DRAM idle period, if a first DRAM idle period begins within a predetermined period following the beginning of said refresh cycle, else ii) starting after the end of any DRAM transaction in process at the end of said predetermined period, and before any successive DRAM transaction.
Claim 15
Dependent Claim
25 words
The improved refresh method of claim 11 wherein said DRAM idle period exists if no read or write transactions are being performed on said DRAM.
Claim 16
Dependent Claim
28 words
The improved refresh method of claim 11 wherein said DRAM idle period exists if there is no Transfer Start (TS) signal immediately following a Transfer Acknowledge (TA) signal.
Claim 17
Dependent Claim
60 words
The improved refresh method of claim 11 wherein said DRAM idle period exists if there is no Transfer Start (TS) signal immediately following a Transfer Acknowledge (TA) signal in the case of a normal transaction or if there is no Transfer Start (TS) signal immediately following a fourth Transfer Acknowledge (TA) signal in the case of a burst mode transaction.
Claim 18
Dependent Claim
19 words
The improved refresh method of claim 12 wherein said predetermined period is equal to one-half of said refresh cycle.
Claim 19
Dependent Claim
124 words
An improved refresh method for performing a refresh operation on Dynamic Random Access Memory (DRAM) during a refresh cycle, said improved refresh method comprising: a) including in said refresh cycle i) a voluntary refresh portion starting at the beginning and continuing during a first predetermined time period of, said refresh cycle, and ii) a mandatory refresh portion following said first predetermined time period and continuing through the remainder of said refresh cycle; b) during said voluntary refresh portion i) determining whether said DRAM is idle, and ii) if so, beginning performing a non-forced refresh operation; and c) during said mandatory refresh portion i) determining whether a refresh operation occurred beginning during said volunatry refresh portion, and ii) if not, performing a forced refresh operation.
Claim 20
Dependent Claim
124 words
An improved refresh method for performing a refresh operation on Dynamic Random Access Memory (DRAM) during a refresh cycle, said improved refresh method comprising: a) including in said refresh cycle i) a voluntary refresh portion starting at the beginning and continuing during a first predetermined time period of, said refresh cycle, and ii) a mandatory refresh portion following said first predetermined time period and continuing through the remainder of said refresh cycle; b) during said voluntary refresh portion i) determining whether said DRAM is idle, and ii) if so, beginning performing a non-forced refresh operation; and c) during said mandatory refresh portion i) determining whether a refresh operation occurred beginning during said volunatry refresh portion, and ii) if not, performing a forced refresh operation.
Claim 21
Dependent Claim
25 words
The improved refresh apparatus of claim 16 wherein said DRAM idle period exists if no read or write transactions are being performed on said DRAM.
Claim 22
Dependent Claim
28 words
The improved refresh apparatus of claim 16 wherein said DRAM idle period exists if there is no Transfer Start (TS) signal immediately following a Transfer Acknowledge (TA) signal.
Claim 23
Dependent Claim
60 words
The improved refresh apparatus of Claim 16 wherein said DRAM idle period exists if there is no Transfer Start (TS) signal immediately following a Transfer Acknowledge (TA) signal in the case of a normal transaction or if there is no Transfer Start (TS) signal immediately following a fourth Transfer Acknowledge (TA) signal in the case of a burst mode transaction.
Claim 24
Dependent Claim
19 words
The improved refresh apparatus of claim 17 wherein said predetermined period is equal to one-half of said refresh cycle.
Claim 25
Dependent Claim
14 words
The improved refresh apparatus of claim 20 wherein said refresh cycle is 15.6 uS.
Claim 26
Dependent Claim
127 words
An improved apparatus for performing a refresh operation on a Dynamic Random Access Memory (DRAM) device during a refresh cycle, said improved apparatus comprising: i) means for determining if a first DRAM idle period begins during a predetermined period following the beginning of said refresh cycle and for performing said refresh operation during a first DRAM idle period; ii) means for determining if a first DRAM transaction is occurring at the end of a predetermined period and performing said refresh operation after said first DRAM transaction; and iii) means for determining if neither a DRAM idle time has begun during said predetermined period nor a first DRAM transaction is occurring at the end of said predetermined period and then performing said refresh operation after said predetermined period.
Claim 27
Dependent Claim
127 words
An improved apparatus for performing a refresh operation on a Dynamic Random Access Memory (DRAM) device during a refresh cycle, said improved apparatus comprising: i) means for determining if a first DRAM idle period begins during a predetermined period following the beginning of said refresh cycle and for performing said refresh operation during a first DRAM idle period; ii) means for determining if a first DRAM transaction is occurring at the end of a predetermined period and performing said refresh operation after said first DRAM transaction; and iii) means for determining if neither a DRAM idle time has begun during said predetermined period nor a first DRAM transaction is occurring at the end of said predetermined period and then performing said refresh operation after said predetermined period.
References Cited (Backward Citations)
US3737879A
Cited
GB2026218A
Cited
GB2095442A
Cited
GB2116338A
Cited
EP0145413A2
Cited
GB2153116A
Cited
EP0223962A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-03-19 | 1999-09-18 | 2000-03-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-03-19 | 2003-09-18 | 2004-03-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-03-19 | 2007-09-18 | 2008-03-19 | $7700.00 | Window Closed / Lapsed |