Process of forming contact holes

Claim 1

A process for forming self-aligned contact holes in a semiconductor device, comprising the steps of: forming a first insulating layer over a lower conduction layer, forming a conduction wiring over the first insulating layer and sequentially coating a second insulating layer and a conduction layer over the entire exposed upper surface of the resulting structure; blanket dry etching the conduction layer, thereby forming conduction layer spacers respectively on side walls of the conduction wiring; growing a selective metal layer over each of the conduction layer spacers such that the selective metal layer overlaps a constant width of both an upper surface portion of the conduction wiring and an upper surface portion of the first insulating layer; and forming a third insulating layer over the entire exposed upper surface of the resulting structure, etching portions of the third insulating layer corresponding to contact regions by use of a contact mask, and selectively etching both the second insulating layer and the first insulating layer exposed the selective metal layer which is exposed upon etching the third insulating layer and is used as a barrier layer, thereby forming contact holes through which the first conduction layer is partially exposed.