§
Luxuse
Patent Intelligence
Sign In
← Back to Patent Explorer
US5497115A Expired / Lapsed US ⏱️ 0.0 years remaining

Flip-flop circuit having low standby power for driving synchronous dynamic random access memory

Assignee: Fujitsu Semiconductor Ltd
•
Filing: 1994-04-29
•
Granted: 1996-03-05
•
Expires: 2014-04-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A flip-flop circuit for driving an input circuit of a synchronous dynamic random access memory (SDRAM) including a complementary pair of data inputs for receiving data pulses, a clock input for receiving clock pulses, a capture latch circuit for capturing a bit, having a pair of complementary inputs and a pair of complementary outputs, apparatus for applying data pulses from the complementary data inputs to the inputs of the capture latch, apparatus for triggering the capture latch from the clock pulses, and apparatus for connecting the complementary outputs to each other through a bidirectional holding latch, whereby during coincidence of a rising edge of a clock pulse and the presence of a data pulse of one polarity, the capture latch is enabled to store a bit corresponding to the data pulse, and to drive the pair of complementary outputs, and following the leading edge of a clock pulse and the one polarity of the data pulse the complementary outputs remain driven by the holding latch. The invention utilizes lower standby power in comparison to prior art flip-flop circuits.

Inventors

  • 👤 Bruce Millar
  • 👤 Richard C. Foss
  • 👤 Tomasz Wojcicki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 21:15
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/353; G; G11; G11C; G11C7/00; G11C7/10; G11C7/1078; G11C7/1093; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/409; G11C11/4096

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 172 words
A flip-flop circuit for driving an input circuit of a synchronous dynamic random access memory (SDRAM) comprising: a) a complementary pair of data inputs for receiving data pulses, b) a clock input for receiving clock pulses, c) a capture latch circuit for capturing a data pulse bit, having a pair of complementary inputs and a pair of complementary outputs, d) means for applying data pulses from the complementary data inputs to the inputs of the capture latch, e) means for triggering the capture latch from the clock pulses, and f) means for connecting the complementary outputs to each other through a bidirectional holding latch, whereby during coincidence of a rising edge of a clock pulse and the presence of a data pulse of one polarity, the capture latch is enabled to store said data pulse bit and to drive the pair of complementary outputs, and following said rising edge of a clock pulse and said presence of said data pulse of one polarity the complementary outputs remain driven by the holding latch.
Claim 2
Dependent Claim 172 words
A flip-flop circuit for driving an input circuit of a synchronous dynamic random access memory (SDRAM) comprising: a) a complementary pair of data inputs for receiving data pulses, b) a clock input for receiving clock pulses, c) a capture latch circuit for capturing a data pulse bit, having a pair of complementary inputs and a pair of complementary outputs, d) means for applying data pulses from the complementary data inputs to the inputs of the capture latch, e) means for triggering the capture latch from the clock pulses, and f) means for connecting the complementary outputs to each other through a bidirectional holding latch, whereby during coincidence of a rising edge of a clock pulse and the presence of a data pulse of one polarity, the capture latch is enabled to store said data pulse bit and to drive the pair of complementary outputs, and following said rising edge of a clock pulse and said presence of said data pulse of one polarity the complementary outputs remain driven by the holding latch.
Claim 3
Dependent Claim 30 words
A circuit as defined in claim 1 in which drive current of said outputs is lower when driven by the holding latch than when driven by flip flop output drivers.
Claim 4
Dependent Claim 18 words
The circuit as defined in claim 2 in which the holding latch comprises a pair of crosscoupled inverters.
Claim 5
Dependent Claim 46 words
The circuit as defined in claim 1 in which one of said complementary data inputs is connected to a voltage reference, and further including means for providing said data pulses of one polarity to the other of said complementary data inputs of the flip flop circuit.
Claim 6
Dependent Claim 55 words
The circuit as defined in claim 4, in which the voltage reference comprises a complementary pair of field effect transistors having their gates and drains connected together and to said complementary data input, one of said transistors having its source connected to a source of voltage and the other having its source connected to ground.
Claim 7
Dependent Claim 19 words
The circuit as defined in claim 1 in which one of the data pulses is a constant reference voltage.

References Cited (Backward Citations)

US4800296A Cited
US4980577A Cited
US4970406A Cited
US5049760A Cited
US5281865A Cited
US5124568A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-03-05 1999-09-04 2000-03-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-03-05 2003-09-04 2004-03-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-03-05 2007-09-04 2008-03-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag