US5497019A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Silicon-on-insulator gate-all-around MOSFET devices and fabrication methods
Assignee: Aerospace Corp
•
Filing: 1994-09-22
•
Granted: 1996-03-05
•
Expires: 2014-09-22
Abstract
Abstract A gate-all-around (GAA) metal-oxide-semiconductor field-effect transistor (MOSFET) includes a source, channel and drain surrounded by a top gate and a buried bottom gate, the latter of which also has application for other buried structures and is formed on a bottom gate dielectric which was formed on source, channel and drain semiconductor layer. After forming a planar bottom insulator layer on the bottom gate and bottom gate dielectric, the device is flip-bonded to an oxide layer of a bulk silicon wafer, thereby encapsulating the buried bottom gate electrode in insulating oxide. The semiconductor layer forms the source, drain and channel in a mesa structure on which is deposed a top gate dielectric, a top gate, and top gate insulator as well as four conductors for connecting to the source, drain, top gate and bottom gate. The latter two electrodes can be independently controlled or commonly controlled for enhanced operation of GAA MOSFET having improved isolation and reduced parasitic capacitance due to the use of encapsulating insulation layers of the merged wafer consisting of two bonded wafers.
Inventors
- 👤 Donald C. Mayer
- 👤 Kenneth P. MacWilliams
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 20:39
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/031; H10D30/0321; H10D30/0323; H10D30/60; H10D30/67; H10D30/6729; H10D30/673; H10D30/6733; H10D30/6734; H10D30/6735; Y; Y10; Y10S; Y10S148/00; Y10S148/012; Y10S148/135
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
192 words
A MOSFET device having a gate all around structure for enhanced depletion mode operation, said device comprising: a semiconductor layer having a source region and a channel region and a drain region, a bottom gate dielectric disposed under said semiconductor layer, a bottom gate electrode disposed under said bottom gate dielectric, said semiconductor layer is not in contact with said bottom gate electrode as separated by said bottom gate dielectric, a top gate dielectric disposed over said drain region and said channel region and said source region of said semiconductor layer, a top gate electrode disposed over said top gate dielectric, said topgate electrode and said channel region and said bottom gate are disposed in alignment with each other, a bottom insulating layer deposited and disposed under said bottom gate electrode and having a flat bottom surface, and a substrate of a semiconductor material having a bulk portion and an insulating oxide layer portion thermally grown from said bulk portion, said insulating oxide layer portion having uniform thickness and a flat top surface which is bonded to said flat bottom surface of said bottom insulating layer creating a flat planar interface therebetween.
Claim 2
Dependent Claim
192 words
A MOSFET device having a gate all around structure for enhanced depletion mode operation, said device comprising: a semiconductor layer having a source region and a channel region and a drain region, a bottom gate dielectric disposed under said semiconductor layer, a bottom gate electrode disposed under said bottom gate dielectric, said semiconductor layer is not in contact with said bottom gate electrode as separated by said bottom gate dielectric, a top gate dielectric disposed over said drain region and said channel region and said source region of said semiconductor layer, a top gate electrode disposed over said top gate dielectric, said topgate electrode and said channel region and said bottom gate are disposed in alignment with each other, a bottom insulating layer deposited and disposed under said bottom gate electrode and having a flat bottom surface, and a substrate of a semiconductor material having a bulk portion and an insulating oxide layer portion thermally grown from said bulk portion, said insulating oxide layer portion having uniform thickness and a flat top surface which is bonded to said flat bottom surface of said bottom insulating layer creating a flat planar interface therebetween.
Claim 3
Dependent Claim
141 words
The MOSFET device of claim 1 wherein said semiconductor layer is mesa etched creating semiconductor layer side walls to define a semiconductor top of said semiconductor layer, said top gate dielectric is disposed over the semiconductor layer to cover said semiconductor top and said semiconductor side walls and over said bottom gate dielectric, said top gate dielectric then having top gate dielectric side walls covering said semiconductor side walls, said top gate dielectric and said bottom gate dielectric surrounding a top and a bottom and two side walls of said channel region disposed between said source region and said drain region, said top gate electrode is disposed over said top gate dielectric to cover said top gate dielectric and said top gate dielectric side walls, and over said bottom gate dielectric separating said top gate electrode and said bottom gate electrode.
Claim 4
Dependent Claim
50 words
The MOSFET device of claim 1 wherein top gate electrode disposed above said channel region and said bottom gate electrode disposed below said channel region are connected together through windows in said bottom gate dielectric along both sides of said channel region to create a true gate all around device.
Claim 5
Dependent Claim
19 words
The device of claim 1 wherein said semiconductor layer is a surviving portion of an etched back SOI substrate.
Claim 6
Dependent Claim
73 words
The MOSFET device of claim 1 further comprising a top gate insulator layer disposed over said top gate electrode and over remaining exposed portions of said bottom gate dielectric, and four conductors respectively connecting through said top gate insulator to said source region through said top gate dielectric, to said drain region through said top gate dielectric, to said bottom gate electrode through said bottom gate dielectric and to said top gate electrode.
Claim 7
Dependent Claim
27 words
The MOSFET device of claim 5 wherein two of said four conductors respectively connected to said top gate electrode and said bottom gate electrode are connected together.
References Cited (Backward Citations)
US4980308A
Cited
US5188973A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-03-05 | 1999-09-04 | 2000-03-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-03-05 | 2003-09-04 | 2004-03-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-03-05 | 2007-09-04 | 2008-03-05 | $7700.00 | Window Closed / Lapsed |