Patent US5493136A successfully refreshed from Google Patents.
US5493136A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Field effect transistor and method of manufacturing the same
Assignee: Sumitomo Electric Industries Ltd
•
Filing: 1994-02-17
•
Granted: 1996-02-20
•
Expires: 2014-02-17
Abstract
Abstract This invention provides a high-speed FET with a sufficiently high output current, and an FET having a high mobility of channel electrons and a high electron saturation rate. For this purpose, in this invention, a buffer layer, a first channel layer, a first spacer layer, a second channel layer, a second spacer layer, a third channel layer, and a capping layer are sequentially epitaxially grown on a semi-insulating GaAs semiconductor substrate. Drain and source regions are formed, and a gate electrode is formed to Schottky-contact the capping layer. Drain and source electrodes are formed to ohmic-contact the drain and source regions. Extension of a surface depletion layer from the substrate surface to a deep portion is prevented by the third channel layer closest to the substrate surface. For this reason, a sufficient quantity of electrons for forming a current channel are assured by the second and first channel layers.
Inventors
- 👤 Ken-ichiro Matsuzaki
- 👤 Shigeru Nakajima
- 👤 Nobuhiro Kuwata
- 👤 Kenji Otobe
- 👤 Nobuo Shiga
- 👤 Ken-ichi Yoshida
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 11:26
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/061; H10D30/0612; H10D30/0614; H10D30/80; H10D30/87; H10D62/00; H10D62/10; H10D62/17; H10D62/213; H10D62/221; H10D62/60; H10D62/605
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
85 words
A field effect transistor comprising: at least three channel layers, each of said channel layers having an impurity concentration of 1×10 18 (cm -3 ) to 5×10 18 (cm -3 ); and undoped layers arranged between said channel layers, each of said undoped layers having an impurity concentration of not more than 5×10 15 (cm -3 ), wherein each of said channel layers has a thickness of 50 to 150 Å, and each of said undoped layers has a thickness of 50 to 200 Å.
Claim 2
Dependent Claim
85 words
A field effect transistor comprising: at least three channel layers, each of said channel layers having an impurity concentration of 1×10 18 (cm -3 ) to 5×10 18 (cm -3 ); and undoped layers arranged between said channel layers, each of said undoped layers having an impurity concentration of not more than 5×10 15 (cm -3 ), wherein each of said channel layers has a thickness of 50 to 150 Å, and each of said undoped layers has a thickness of 50 to 200 Å.
Claim 3
Dependent Claim
22 words
A field effect transistor according to claim 1, wherein said channel layers and said undoped layers are formed by an epitaxy method.
Claim 4
Dependent Claim
48 words
A field effect transistor according to claim 2, further comprising: a semiconductor substrate; and a buffer layer arranged between said semiconductor substrate and one of said channel layers, wherein said semiconductor substrate consists of a compound semiconductor material selected from the group consisting of GaAs, InP, and InGaAs.
Claim 5
Dependent Claim
28 words
A field effect transistor according to claim 3, wherein each of said channel layers includes an n-type dopant selected from the group consisting of Si, Se and S.
Claim 6
Dependent Claim
85 words
A field effect transistor according to claim 4, further comprising: a capping layer formed on one of said channel layers; a gate electrode formed on said capping layer; a source region being in contact with said channel layers; a drain region being in contact with said channel layers; a source electrode formed on said source region; and a drain electrode formed on said drain region, wherein an interval between said gate and drain electrodes is larger than an interval between said gate and source electrodes.
Claim 7
Dependent Claim
57 words
A field effect transistor comprising: at least two channel layers, each of said channel layers having an impurity concentration of 1×10 18 (cm -3 ) to 5×10 18 (cm -3 ); and intermediate concentration layers arranged between said channel layers, each of said intermediate concentration layers having an impurity concentration of approximately 10 17 (cm -3 ).
Claim 8
Dependent Claim
57 words
A field effect transistor comprising: at least two channel layers, each of said channel layers having an impurity concentration of 1×10 18 (cm -3 ) to 5×10 18 (cm -3 ); and intermediate concentration layers arranged between said channel layers, each of said intermediate concentration layers having an impurity concentration of approximately 10 17 (cm -3 ).
Claim 9
Dependent Claim
37 words
A field effect transistor according to claim 6, wherein each of said channel layers has a thickness of 50 to 150 Å, and each of said intermediate concentration layers has a thickness of 50 to 200 Å.
Claim 10
Dependent Claim
23 words
A field effect transistor according to claim 7, wherein said channel layers and said intermediate concentration layers are formed by an epitaxy method.
Claim 11
Dependent Claim
47 words
A field effect transistor according to claim 8, further comprising: a semiconductor substrate; and a buffer layer arranged between said semiconductor substrate and one of said channel layers, wherein said semiconductor substrate consists of a compound semiconductor material selected from the group consisting of GaAs, InP, InGaAs.
Claim 12
Dependent Claim
28 words
A field effect transistor according to claim 9, wherein each of said channel layers includes an n-type impurity selected from the group consisting of Si, Se and S.
Claim 13
Dependent Claim
85 words
A field effect transistor according to claim 10, further comprising: a capping layer formed on one of said channel layers; a gate electrode formed on said capping layer; a source region being in contact with said channel layers; a drain region being in contact with said channel layers; a source electrode formed on said source region; and a drain electrode formed on said drain region, wherein an interval between said gate and drain electrodes is larger than an interval between said gate and source electrodes.
Claim 14
Dependent Claim
32 words
A field effect transistor according to claim 6, wherein said intermediate concentration layer is formed by diffusing an impurity from said channel layers into an undoped layer arranged between said channel layers.
Claim 15
Dependent Claim
19 words
A field effect transistor according to claim 6, wherein said intermediate concentration layer is formed by an epitaxy method.
References Cited (Backward Citations)
US4163984A
Cited
JPS61252665A
Cited
EP0309290A1
Cited
JPH02299273A
Cited
EP0492666A2
Cited
JPH04245646A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-02-19 | 1999-08-21 | 2000-02-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-02-19 | 2003-08-21 | 2004-02-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-02-19 | 2007-08-21 | 2008-02-20 | $7700.00 | Window Closed / Lapsed |