Patent US5491623A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5491623A Expired / Lapsed US ⏱️ 0.0 years remaining

Voltage multiplier using switched capacitance technique

Assignee: Fluke Corp
•
Filing: 1994-09-23
•
Granted: 1996-02-13
•
Expires: 2014-09-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A voltage multiplier is constructed using a series combination of capacitors and an associated switching circuit which provides for charging each capacitor in the series by sequentially connecting each capacitor to a d.c. input voltage. The number of capacitors in the series combination is selectable by the user. The d.c. input voltage of N volts is converted to an a.c. output voltage of peak-to-peak N+1 times the input voltage developed off a tap in the series combination using the pattern of sequential switching. The choice of tap determines the relative offset voltage of the output waveform desired. The relative charging times of the capacitors are chosen so that the output waveform resembles a sine wave to minimize the production of harmonics.

Inventors

  • 👤 Marinus J. Jansen

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 20:30
CPC Classifications
H; H02; H02M; H02M7/00; H02M7/42; H02M7/44; H02M7/48; H02M7/483; H02M3/00; H02M3/02; H02M3/04; H02M3/06; H02M3/07

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 98 words
A voltage multiplier comprising: (a) a plurality of capacitors disposed in an output ladder network having at least one tap, each capacitor having a sufficient amount of capacitance to substantially maintain a charge voltage over a period of an alternating current output waveform; (b) a plurality of switches for selectably coupling each of said capacitors to an input voltage for a selected charging time wherein each of said capacitors is charged at least once during said period; and (c) an output terminal coupled to said tap in said output ladder network to form said alternating current output waveform.
Claim 2
Dependent Claim 98 words
A voltage multiplier comprising: (a) a plurality of capacitors disposed in an output ladder network having at least one tap, each capacitor having a sufficient amount of capacitance to substantially maintain a charge voltage over a period of an alternating current output waveform; (b) a plurality of switches for selectably coupling each of said capacitors to an input voltage for a selected charging time wherein each of said capacitors is charged at least once during said period; and (c) an output terminal coupled to said tap in said output ladder network to form said alternating current output waveform.
Claim 3
Dependent Claim 25 words
A voltage multiplier of claim 1 wherein said alternating current output waveform substantially approximates a sine wave by varying the length of said charging times.
Claim 4
Dependent Claim 14 words
A voltage multiplier of claim 1 wherein said input voltage is a d.c. voltage.
Claim 5
Dependent Claim 19 words
A voltage multiplier of claim 1 wherein each of said capacitors in said output ladder network is charged sequentially.
Claim 6
Dependent Claim 129 words
A voltage multiplier for multiplying a d.c. voltage to obtain an alternating current output waveform, comprising: (a) a plurality of capacitors disposed in an output ladder network having at least one tap, each capacitor having a sufficient amount of capacitance to substantially maintain a charge voltage over a period of said alternating current output waveform; (b) a plurality of switches for selectably coupling each of said capacitors to said d.c. voltage for a selected charging time wherein each of said capacitors is charged sequentially over said period; and (c) an output terminal coupled to said tap in said output ladder network of capacitors to form said alternating current output waveform wherein said alternating current output waveform substantially approximates a sine wave by varying the length of said charging times.
Claim 7
Dependent Claim 129 words
A voltage multiplier for multiplying a d.c. voltage to obtain an alternating current output waveform, comprising: (a) a plurality of capacitors disposed in an output ladder network having at least one tap, each capacitor having a sufficient amount of capacitance to substantially maintain a charge voltage over a period of said alternating current output waveform; (b) a plurality of switches for selectably coupling each of said capacitors to said d.c. voltage for a selected charging time wherein each of said capacitors is charged sequentially over said period; and (c) an output terminal coupled to said tap in said output ladder network of capacitors to form said alternating current output waveform wherein said alternating current output waveform substantially approximates a sine wave by varying the length of said charging times.

References Cited (Backward Citations)

US4623824A Cited
US4897774A Cited
US4994953A Cited
US5023768A Cited
US5095223A Cited
US5132895A Cited
US5414614A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-02-12 1999-08-14 2000-02-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-02-12 2003-08-14 2004-02-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-02-12 2007-08-14 2008-02-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag