Patent US5490182A successfully refreshed from Google Patents.
US5490182A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Phase-locked loop circuit having ring oscillator
Assignee: NEC Corp
•
Filing: 1994-05-24
•
Granted: 1996-02-06
•
Expires: 2014-05-24
Abstract
Abstract A phase-locked loop circuit has a ring oscillator comprising a plurality of 1st, 2nd, . . . , nth inverter chains composed of series-connected 21, 22, . . . , 2n inverters (n≧2), respectively, an (n+1)th inverter chain composed of an odd number of series-connected inverters, and a plurality of 1st-nth selectors associated with the 1st-nth inverter chains, respectively, for selectively outputting input signals to and output signals from the 1st-nth inverter chains, the 1st-nth inverter chains being combined respectively with the 1st-nth selectors in respective combinations, the combinations and the (n+1)th inverter chain being connected in a ring configuration. A phase comparator compares an input clock signal and an oscillated clock signal from the ring oscillator in phase, and applies an output signal to a control circuit which controls the 1st-nth selectors to synchronize the oscillated clock signal with the input clock signal.
Inventors
- 👤 Masanobu Arai
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 21:00
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/099; H03L7/0995; H03L7/0997; H03K; H03K3/00; H03K3/02; H03K3/027; H03K3/03; H03K3/0315
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
150 words
A phase-locked loop circuit comprising: ring oscillator means comprising a plurality of 1st, 2nd, . . . , nth inverter chains composed of series-connected 2 m , 2 2 , . . . , 2 n inverters (n≧2), respectively, an (n+1)th inverter chain composed of an odd number of series-connected inverters, and a plurality of 1st-nth selectors associated with said 1st-nth inverter chains, respectively, for selectively outputting either input signals or output signals of respective said 1st-nth inverter chains, said 1st-nth inverter chains being combined respectively with said 1st-nth selectors and with said (n+1)th inverter chain in a ring configuration which outputs an oscillated clock signal; phase comparator means for comparing an input clock signal and the oscillated clock signal; and control circuit means responsive to an output signal from said phase comparator means for controlling said 1st-nth selectors to synchronize said oscillated clock signal with said input clock signal.
Claim 2
Dependent Claim
150 words
A phase-locked loop circuit comprising: ring oscillator means comprising a plurality of 1st, 2nd, . . . , nth inverter chains composed of series-connected 2 m , 2 2 , . . . , 2 n inverters (n≧2), respectively, an (n+1)th inverter chain composed of an odd number of series-connected inverters, and a plurality of 1st-nth selectors associated with said 1st-nth inverter chains, respectively, for selectively outputting either input signals or output signals of respective said 1st-nth inverter chains, said 1st-nth inverter chains being combined respectively with said 1st-nth selectors and with said (n+1)th inverter chain in a ring configuration which outputs an oscillated clock signal; phase comparator means for comparing an input clock signal and the oscillated clock signal; and control circuit means responsive to an output signal from said phase comparator means for controlling said 1st-nth selectors to synchronize said oscillated clock signal with said input clock signal.
Claim 3
Dependent Claim
37 words
A phase-locked loop circuit according to claim 1, wherein said control circuit means comprises means for controlling said 1st-nth selectors while a changing signal cycling through said ring oscillator means is passing through said (n+1)th inverter chain.
Claim 4
Dependent Claim
51 words
A phase-locked loop circuit according to claim 1, wherein said control circuit means comprises an up/down counter for counting up or down pulses of said oscillated clock signal depending on the output signal from said phase comparator means, and controlling said 1st-nth selectors with control bits thereof successively in ascending order.
Claim 5
Dependent Claim
39 words
A phase-locked loop circuit according to claim 1, wherein said phase comparator means comprises a D flip-flop having a data input terminal for inputting said input clock signal and a clock input terminal for inputting said oscillated clock signal.
Claim 6
Dependent Claim
114 words
A phase-locked loop circuit according to claim 3, wherein said ring oscillator means further comprises an (n+2)th inverter chain having two series-connected inverters, and an (n+1)th selector for selectively outputting either an input signal or an output signal of said (n+2)th inverter chain, and wherein said control circuit comprises means for controlling said (n+1)th selector with a signal that represents a value that is m bits lower than a value represented by a bit of said up/down counter for controlling said first selector such that the output signal of said (n+2)th inverter chain is selected by the (n+1)th selector once while a changing signal is cycling 2 m times through said ring oscillator means.
Claim 7
Dependent Claim
29 words
A phase-locked loop circuit according to claim 5, wherein said control circuit means comprises means for controlling said (n+1)th selector with the output signal from said phase comparator means.
Claim 8
Dependent Claim
35 words
A phase-locked loop circuit according to claim 1, wherein said phase comparator means comprises means for comparing the input clock signal and a chain oscillated clock signal at the input of said (n+1)th inverter chain.
Claim 9
Dependent Claim
25 words
A phase-locked loop circuit according to claim 1, wherein said (n+1)th inverter chain is connected between said 1st inverter chain and said nth inverter chain.
Claim 10
Dependent Claim
31 words
A phase-locked loop circuit according to claim 8, wherein the oscillated clock signal is output from a first of said odd number of series connected inverters of said (n+1)th inverter chain.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-02-05 | 1999-08-07 | 2000-02-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-02-05 | 2003-08-07 | 2004-02-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-02-05 | 2007-08-07 | 2008-02-06 | $7700.00 | Window Closed / Lapsed |