Patent US5489095A successfully refreshed from Google Patents.
US5489095A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Device for protecting the validity of time sensitive information
Assignee: US Philips Corp
•
Filing: 1993-06-23
•
Granted: 1996-02-06
•
Expires: 2013-06-23
Abstract
Abstract The clock circuit is formed by an oscillator (10-12) which is coupled to a counter/divider circuit (15) provided with read accesses (30). In order to prevent falsification of its data, the circuit is formed as a protected casing and includes a protected access circuit (50) which is connected between said accesses and the counter/divider circuit. Furthermore, a circuit for monitoring the frequency of the oscillator may be provided (100-50).
Inventors
- 👤 Jean-Louis Goudard
- 👤 Denis Pottier
- 👤 Joseph Hoppe
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 15:22
CPC Classifications
G; G06; G06F; G06F21/00; G06F21/70; G06F21/71; G06F21/72; G06F21/725; G04; G04C; G04C10/00; G04C10/04; G07; G07C; G07C1/00; G07C15/00; G07C15/006; G07C9/00; G07C9/20; G07C9/29; G06F2207/00; G06F2207/72; G06F2207/7219
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
181 words
A device for protecting the validity of time sensitive information, said device comprising: data processing means including storage means; data entry means for entering time sensitive data into the storage means of said data processing means; free-running clock means having clock state accumulation means communicating with said data entry means for entering an instantaneous clock state associated with entering of the time sensitive data into the storage means, wherein the time sensitive data and instantaneous clock state comprise the time sensitive information; and protection means for physically blocking predetermined tampering actions with respect to said free-running clock means, wherein physically blocking predetermined tampering actions corresponds to preventing a falsification of the time sensitive information, the falsification of time sensitive information characterized as that being attempted by the predetermined tampering actions with respect to said free-running clock means, wherein said protection means comprises monitoring means for real-time monitoring an actual clock frequency with respect to conforming to a prescribed clock frequency range, and invalidation means fed by said monitoring means for generating a persistent invalidation information upon a detection of a non-conformance.
Claim 2
Independent Claim
181 words
A device for protecting the validity of time sensitive information, said device comprising: data processing means including storage means; data entry means for entering time sensitive data into the storage means of said data processing means; free-running clock means having clock state accumulation means communicating with said data entry means for entering an instantaneous clock state associated with entering of the time sensitive data into the storage means, wherein the time sensitive data and instantaneous clock state comprise the time sensitive information; and protection means for physically blocking predetermined tampering actions with respect to said free-running clock means, wherein physically blocking predetermined tampering actions corresponds to preventing a falsification of the time sensitive information, the falsification of time sensitive information characterized as that being attempted by the predetermined tampering actions with respect to said free-running clock means, wherein said protection means comprises monitoring means for real-time monitoring an actual clock frequency with respect to conforming to a prescribed clock frequency range, and invalidation means fed by said monitoring means for generating a persistent invalidation information upon a detection of a non-conformance.
Claim 3
Dependent Claim
37 words
The device for protecting the validity of time sensitive information as claimed in claim 1, wherein said protection means further comprises means for blocking an access from said data entry means to said clock state accumulation means.
Claim 4
Dependent Claim
66 words
The device for protecting the validity of time sensitive information as claimed in claim 1, wherein said protection means further comprises a second monitoring means for monitoring one of a voltage and a current for powering said device and wherein said protection means further comprises invalidation means for providing invalidation information when one of the voltage and the current is not included in a predetermined range.
Claim 5
Dependent Claim
37 words
The device for protecting the validity of time sensitive information as claimed in claim 3, further comprising a first power source for powering said free-running clock means and a second power source for powering said protection means.
Claim 6
Dependent Claim
57 words
The device for protecting the validity of time sensitive information as claimed in claim 3, further comprising a first power source for powering said free-running clock means and said protection means, and still further comprising an emergency power source for said free-running clock means, wherein said emergency power source is selectively activatable by said second monitoring means.
Claim 7
Dependent Claim
193 words
A chip card for interfacing to a terminal device, said card including a device for protecting the validity of time sensitive information, said device comprising: data processing means including storage means; data entry means for entering time sensitive data into the storage means of said data processing means; free-running clock means having clock state accumulation means communicating with said data entry means for entering an instantaneous clock state associated with entering of the time sensitive data into the storage means, wherein the time sensitive data and instantaneous clock state comprise the time sensitive information; and protection means for physically blocking predetermined tampering actions with respect to said free-running clock means, wherein physically blocking predetermined tampering actions corresponds to preventing a falsification of the time sensitive information, the falsification of time sensitive information characterized as that being attempted by the predetermined tampering actions with respect to said free-running clock means, wherein said protection means comprises monitoring means for real-time monitoring an actual clock frequency with respect to conforming to a prescribed clock frequency range, and invalidation means fed by said monitoring means for generating a persistent invalidation information upon a detection of a non-conformance.
Claim 8
Dependent Claim
193 words
A chip card for interfacing to a terminal device, said card including a device for protecting the validity of time sensitive information, said device comprising: data processing means including storage means; data entry means for entering time sensitive data into the storage means of said data processing means; free-running clock means having clock state accumulation means communicating with said data entry means for entering an instantaneous clock state associated with entering of the time sensitive data into the storage means, wherein the time sensitive data and instantaneous clock state comprise the time sensitive information; and protection means for physically blocking predetermined tampering actions with respect to said free-running clock means, wherein physically blocking predetermined tampering actions corresponds to preventing a falsification of the time sensitive information, the falsification of time sensitive information characterized as that being attempted by the predetermined tampering actions with respect to said free-running clock means, wherein said protection means comprises monitoring means for real-time monitoring an actual clock frequency with respect to conforming to a prescribed clock frequency range, and invalidation means fed by said monitoring means for generating a persistent invalidation information upon a detection of a non-conformance.
References Cited (Backward Citations)
US3806874A
Cited
GB2148135A
Cited
US4575621A
Cited
US5073931A
Cited
US5347579A
Cited
US5168372A
Cited
US5150407A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-02-05 | 1999-08-07 | 2000-02-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-02-05 | 2003-08-07 | 2004-02-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-02-05 | 2007-08-07 | 2008-02-06 | $7700.00 | Window Closed / Lapsed |