US5488376A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Transponder interface circuit
Assignee: Texas Instruments Inc
•
Filing: 1994-04-26
•
Granted: 1996-01-30
•
Expires: 2014-04-26
Abstract
Abstract A transponder interface circuit (172) operates to allow communication between a transponder controller (104) and external circuitry. The interface circuit (172) has a buffer memory (184,186) that allows the transponder controller (104) and the external circuitry each to transmit data at either the transponder's (14) or the external circuitry's clock rate without complicated protocols for direct communication. Each of the transponder controller (104) and the external circuit may be enabled by an interface controller (174) to assume control of the buffer memory (184,186). By using the buffer memory (184,186) and interface controller (174), whichever of the transponder controller (104) and the external circuitry is transmitting or receiving data may fill or empty the buffer memory (184,186) at either the transponder controller's (104) or the external circuitry's chosen clock rate. The interface controller (174) will monitor the transfer such that when the buffer memory (184,186) is full or empty, the interface controller (174) will send a command to the appropriate transponder controller (104) or external circuit to either receive data from the full buffer memory (184,186) or transmit data to the empty buffer memory (184,186).
Inventors
- 👤 Dwaine S. Hurta
- 👤 Guenther Froschermeier
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 20:10
CPC Classifications
G; G01; G01S; G01S13/00; G01S13/74; G01S13/76; G01S13/765; G01S13/767
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
136 words
A transponder interface circuit interposed between a transponder controller and an external interface, said external interface being in electrical communication with circuitry that is external to said transponder, said transponder interface circuit comprising: a) an interface controller operable to communicate with said transponder controller; b) a buffer memory interposed between said transponder controller and said external interface; and a clock selection multiplexer for passing a data clocking signal to said buffer memory from one of at least two sources, the first source being said the signal derived from the transponder: clock, and the second source being the clock signal originating in said external circuitry, the appropriate source being chosen by a signal to the multiplexer from said interface controller and chosen to correspond with whichever of the transponder and the external circuitry is accessing buffer memory.
Claim 2
Dependent Claim
136 words
A transponder interface circuit interposed between a transponder controller and an external interface, said external interface being in electrical communication with circuitry that is external to said transponder, said transponder interface circuit comprising: a) an interface controller operable to communicate with said transponder controller; b) a buffer memory interposed between said transponder controller and said external interface; and a clock selection multiplexer for passing a data clocking signal to said buffer memory from one of at least two sources, the first source being said the signal derived from the transponder: clock, and the second source being the clock signal originating in said external circuitry, the appropriate source being chosen by a signal to the multiplexer from said interface controller and chosen to correspond with whichever of the transponder and the external circuitry is accessing buffer memory.
Claim 3
Dependent Claim
14 words
The interface circuit of claim 1 wherein said buffer memory is a serial memory.
Claim 4
Dependent Claim
36 words
The interface circuit of claim 2 and further comprising a data circulate circuit in electrical communication with and under control of said interface controller, said data circulate circuit operable to circulate data about said serial memory.
Claim 5
Dependent Claim
23 words
The interface circuit of claim 2 and further comprising a serial I/O buffer between said serial buffer memory and said external interface circuit.
Claim 6
Dependent Claim
23 words
The interface circuit of claim 2 wherein said serial memory may be loaded in part by a parallel write from the main controller.
Claim 7
Dependent Claim
271 words
A transponder interface circuit interposed between a transponder controller and an external interface, said external interface being in electrical communication with circuitry that is external to said transponder, said transponder interface circuit comprising: a) an interface controller operable to communicate with said transponder controller; b) a buffer memory interposed between said transponder controller and said external interface, said buffer memory in electrical communication with and under control of said interface controller so that said transponder controller can access said buffer memory using a clock signal derived from the transponder clock and so that said external circuitry can access said buffer memory using a clock signal originating in said external circuitry; c) a serial I/O buffer between said serial buffer memory and said external interface circuit, said I/O buffer operable to enable communication to or from said buffer memory depending on a control signal from said interface controller; d) a clock selection multiplexer for passing a data clocking signal to said buffer memory from one of at least two sources, the first source being said the signal derived from the transponder clock, and the second source being the clock signal originating in said external circuitry, the appropriate source being chosen by a signal to the multiplexer from said interface controller and chosen to correspond with whichever of the transponder and the external circuitry is accessing the buffer memory; and e) a bit counter in electrical communication with said interface controller and said clock selection multiplexer, said bit counter operable to count the clock transitions of the data clocking signal whereby the interface controller can monitor the progress of the buffer memory access.
Claim 8
Dependent Claim
271 words
A transponder interface circuit interposed between a transponder controller and an external interface, said external interface being in electrical communication with circuitry that is external to said transponder, said transponder interface circuit comprising: a) an interface controller operable to communicate with said transponder controller; b) a buffer memory interposed between said transponder controller and said external interface, said buffer memory in electrical communication with and under control of said interface controller so that said transponder controller can access said buffer memory using a clock signal derived from the transponder clock and so that said external circuitry can access said buffer memory using a clock signal originating in said external circuitry; c) a serial I/O buffer between said serial buffer memory and said external interface circuit, said I/O buffer operable to enable communication to or from said buffer memory depending on a control signal from said interface controller; d) a clock selection multiplexer for passing a data clocking signal to said buffer memory from one of at least two sources, the first source being said the signal derived from the transponder clock, and the second source being the clock signal originating in said external circuitry, the appropriate source being chosen by a signal to the multiplexer from said interface controller and chosen to correspond with whichever of the transponder and the external circuitry is accessing the buffer memory; and e) a bit counter in electrical communication with said interface controller and said clock selection multiplexer, said bit counter operable to count the clock transitions of the data clocking signal whereby the interface controller can monitor the progress of the buffer memory access.
Claim 9
Dependent Claim
34 words
The circuit of claim 6 wherein said interface controller is operable to receive an assert signal from said external circuitry, said assert signal indicating a communication request from said external circuitry to said transponder.
Claim 10
Independent Claim
81 words
A method for communicating between a transponder and circuitry external to said transponder, the method comprising the steps of: a) loading a buffer memory with read data from another memory within said transponder, said data being clocked into said buffer memory using a clock generated internally to said transponder; and b) unloading said read data from said buffer memory into an external memory, said read data being clocked out of said buffer memory using a clock generated externally to said transponder.
Claim 11
Independent Claim
81 words
A method for communicating between a transponder and circuitry external to said transponder, the method comprising the steps of: a) loading a buffer memory with read data from another memory within said transponder, said data being clocked into said buffer memory using a clock generated internally to said transponder; and b) unloading said read data from said buffer memory into an external memory, said read data being clocked out of said buffer memory using a clock generated externally to said transponder.
Claim 12
Dependent Claim
23 words
The method of claim 8 wherein said buffer memory is loaded by parallel data transfers with said read data from said another memory.
Claim 13
Dependent Claim
13 words
The method of claim 8 wherein said buffer memory is a serial memory.
Claim 14
Dependent Claim
18 words
The method of claim 10 and further comprising the step of circulating data about said serial buffer memory.
Claim 15
Independent Claim
114 words
A method for communicating between a transponder and circuitry external to said transponder, the method comprising the steps of: a) receiving an alert signal from said external circuitry; b) loading a buffer memory with read data from another memory within said transponder, said data being clocked into said buffer memory using a clock generated internally to said transponder; c) switching the source of the clock signal received by said buffer memory from said internal clock to one originating in said external circuit; and d) unloading said read data from said buffer memory into an external memory, said read data being clocked out of said buffer memory using said clock signal form said external circuit.
Claim 16
Independent Claim
114 words
A method for communicating between a transponder and circuitry external to said transponder, the method comprising the steps of: a) receiving an alert signal from said external circuitry; b) loading a buffer memory with read data from another memory within said transponder, said data being clocked into said buffer memory using a clock generated internally to said transponder; c) switching the source of the clock signal received by said buffer memory from said internal clock to one originating in said external circuit; and d) unloading said read data from said buffer memory into an external memory, said read data being clocked out of said buffer memory using said clock signal form said external circuit.
Claim 17
Dependent Claim
23 words
The method of claim 12 wherein said buffer memory is loaded by parallel data transfers with said read data from said another memory.
Claim 18
Dependent Claim
13 words
The method of claim 12 wherein said buffer memory is a serial memory.
Claim 19
Dependent Claim
18 words
The method of claim 14 and further comprising the step of circulating data about said serial buffer memory.
Claim 20
Independent Claim
105 words
A method for communicating between a transponder and circuitry external to said transponder, the method comprising the steps of: a) loading a buffer memory with write data from said external circuitry, said data being clocked into said buffer memory using a clock received form said external circuitry; b) switching the source of the clock signal received by said buffer memory from said external clock to one that is generated within said transponder; and c) unloading said write data from said buffer memory into another memory, said write data being clocked out of said buffer memory using said clock signal that is generated within said transponder.
Claim 21
Independent Claim
105 words
A method for communicating between a transponder and circuitry external to said transponder, the method comprising the steps of: a) loading a buffer memory with write data from said external circuitry, said data being clocked into said buffer memory using a clock received form said external circuitry; b) switching the source of the clock signal received by said buffer memory from said external clock to one that is generated within said transponder; and c) unloading said write data from said buffer memory into another memory, said write data being clocked out of said buffer memory using said clock signal that is generated within said transponder.
Claim 22
Dependent Claim
23 words
The method of claim 16 wherein said buffer memory is loaded by parallel data transfers with said read data from said another memory.
Claim 23
Dependent Claim
13 words
The method of claim 16 wherein said buffer memory is a serial memory.
Claim 24
Dependent Claim
18 words
The method of claim 18 and further comprising the step of circulating data about said serial buffer memory.
References Cited (Backward Citations)
US3646580A
Cited
US4129855A
Cited
US4338587A
Cited
US5196846A
Cited
US5164732A
Cited
US4466125A
Cited
US4912471A
Cited
US4843399A
Cited
US4843399B1
Cited
US5053774A
Cited
US5144314A
Cited
US5164985A
Cited
US5005210A
Cited
US4888591A
Cited
EP0401192A1
Cited
US5128669A
Cited
US5086389A
Cited
US5144553A
Cited
US5253162A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-01-29 | 1999-07-31 | 2000-01-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-01-29 | 2003-07-31 | 2004-01-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-01-29 | 2007-07-31 | 2008-01-30 | $7700.00 | Window Closed / Lapsed |