Patent US1384133A successfully refreshed from Google Patents.
US5488237A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device with delta-doped layer in channel region
Assignee: Sumitomo Electric Industries Ltd
•
Filing: 1993-02-11
•
Granted: 1996-01-30
•
Expires: 2013-02-11
Abstract
Abstract A high speed transistor featured by a wide operation range and a high gain has a channel layer of a three-layer structure wherein undoped GaInAs layers are arranged above and beneath a GaAs layer. The GaAs layer includes at least one n-type delta doped layer. A cap layer, which is an undoped GaAs layer, and a buffer layer are formed above and beneath the channel layer on the substrate. A gate electrode and a source region, a drain region, a source electrode and a drain electrode which are self-aligned with respect to the gate electrode, also are formed.
Inventors
- 👤 Nobuhiro Kuwata
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 10:50
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/40; H10D30/47; H10D30/471; H10D30/473; H10D30/4732; H10D30/4738
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
190 words
A field effect transistor in which a current flowing between a drain region and a source region is controlled by a voltage applied to a gate electrode, comprising: a channel region having a multi-layer structure, said multi-layer structure including: a lower semiconductor layer including a first compound semiconductor, an electron supply semiconductor layer including a second compound semiconductor and located on said lower semiconductor layer, and an upper semiconductor layer including said first compound semiconductor and located on said electron supply semiconductor layer, said electron supply semiconductor layer being sandwiched between said lower and upper semiconductor layers, whereby, when a predetermined threshold voltage is supplied to said gate electrode, a first channel is formed at an interface between said electron supply semiconductor layer and said lower semiconductor layer, and a second channel is formed by electrons falling into a quantum well at an interface between said electron supply semiconductor layer and said upper semiconductor layer, said electrons falling into said well including a first electron which has made a real space transition from said first channel and a second electron which has been supplied from said electron supply semiconductor layer.
Claim 2
Dependent Claim
190 words
A field effect transistor in which a current flowing between a drain region and a source region is controlled by a voltage applied to a gate electrode, comprising: a channel region having a multi-layer structure, said multi-layer structure including: a lower semiconductor layer including a first compound semiconductor, an electron supply semiconductor layer including a second compound semiconductor and located on said lower semiconductor layer, and an upper semiconductor layer including said first compound semiconductor and located on said electron supply semiconductor layer, said electron supply semiconductor layer being sandwiched between said lower and upper semiconductor layers, whereby, when a predetermined threshold voltage is supplied to said gate electrode, a first channel is formed at an interface between said electron supply semiconductor layer and said lower semiconductor layer, and a second channel is formed by electrons falling into a quantum well at an interface between said electron supply semiconductor layer and said upper semiconductor layer, said electrons falling into said well including a first electron which has made a real space transition from said first channel and a second electron which has been supplied from said electron supply semiconductor layer.
Claim 3
Dependent Claim
63 words
A field effect transistor according to claim 1, further comprising: a cap semiconductor layer contacting said upper semiconductor layer in said channel region and forming a potential barrier in an interface with said upper semiconductor layer; and a buffer semiconductor layer contacting said lower semiconductor layer in said channel region and forming a potential barrier in an interface with said lower semiconductor layer.
Claim 4
Dependent Claim
18 words
A field effect transistor according to claim 1, wherein said first compound semiconductor is an undoped compound semiconductor.
Claim 5
Dependent Claim
88 words
A field effect transistor according to claim 1, wherein said electron supply semiconductor layer in said channel region has a multi-layer structure, said multi-layer structure of said electron supply layer including: a lower layer including said second compound semiconductor which is an undoped compound semiconductor; a delta-doped layer being formed on said lower layer and including said second compound semiconductor which is doped with n-type impurity; and an upper layer being formed on said delta-doped layer, and including said second compound semiconductor which is an undoped compound semiconductor.
Claim 6
Dependent Claim
28 words
A field effect transistor according to claim 1, wherein said electron supply semiconductor layer in said channel region includes said second compound semiconductor doped with an n-type impurity.
Claim 7
Dependent Claim
61 words
A field effect transistor according to claim 1, further comprising a spacer semiconductor layer formed between said lower semiconductor layer and said electron supply layer, said spacer semiconductor layer including said second compound semiconductor which is an undoped compound semiconductor, said spacer semiconductor layer being in contact with said lower semiconductor layer and being in contact with said electron supply layer.
Claim 8
Dependent Claim
36 words
A field effect transistor according to claim 1, wherein a compound proportion in each of said lower and upper semiconductor layers changes continuously in a direction vertical to both surfaces of said electron supply semiconductor layer.
Claim 9
Dependent Claim
36 words
A field effect transistor according to claim 1, wherein a compound proportion in each of said lower and upper semiconductor layers changes stepwise in a direction vertical to both surfaces of said electron supply semiconductor layer.
Claim 10
Dependent Claim
85 words
A field effect transistor in which a current flowing between a drain region and a source region is controlled by a voltage applied to a gate electrode, comprising: a channel region having a multi-layer structure, said multi-layer structure including a lower undoped GaInAs layer, a GaAs layer including an n-type impurity and being formed on said lower undoped GaInAs layer, and an upper undoped GaInAs layer being formed on said GaAs layer, said GaAs layer being sandwiched between said lower and upper undoped GaInAs layers.
Claim 11
Dependent Claim
85 words
A field effect transistor in which a current flowing between a drain region and a source region is controlled by a voltage applied to a gate electrode, comprising: a channel region having a multi-layer structure, said multi-layer structure including a lower undoped GaInAs layer, a GaAs layer including an n-type impurity and being formed on said lower undoped GaInAs layer, and an upper undoped GaInAs layer being formed on said GaAs layer, said GaAs layer being sandwiched between said lower and upper undoped GaInAs layers.
Claim 12
Dependent Claim
67 words
A field effect transistor according to claim 9, further comprising: a cap semiconductor layer contacting said upper undoped GaInAs layer in said channel region and forming a potential barrier in an interface with said upper undoped GaInAs layer; and a buffer semiconductor layer contacting said lower undoped GaInAs layer in said channel region and forming a potential barrier in an interface with said lower undoped GaInAs layer.
Claim 13
Dependent Claim
65 words
A field effect transistor according to claim 9, wherein said GaAs layer in said channel region has a multi-layer structure, said multi-layer structure of said GaAs layer including: a lower layer including undoped GaAs; a delta-doped layer being formed on said lower layer, and including GaAs doped with an n-type impurity; and an upper layer being formed on said delta-doped layer, and including undoped GaAs.
Claim 14
Dependent Claim
26 words
A field effect transistor according to claim 11, wherein carrier densities of said lower layer and upper layer are smaller than 10 15 cm -3 .
Claim 15
Dependent Claim
30 words
A field effect transistor according to claim 10, wherein said cap semiconductor layer has a carrier density of 10 15 cm -3 or less, and a thickness of 300 angstroms.
Claim 16
Dependent Claim
40 words
A field effect transistor according to claim 10, wherein said buffer semiconductor layer primarily includes Ga 0 .72 In 0 .18 As and has a carrier density of 10 15 cm -3 or less, and a thickness of 10000 angstroms.
Claim 17
Dependent Claim
41 words
A field effect transistor according to claim 9, wherein said upper undoped GaInAs layer primarily includes Ga 0 .80 In 0 .20 As and has a carrier density of 10 15 cm -3 or less, and a thickness of 100 angstroms.
Claim 18
Dependent Claim
23 words
A field effect transistor according to claim 9, wherein said GaAs layer in said channel region includes GaAs doped with an n-type impurity.
Claim 19
Dependent Claim
45 words
A field effect transistor according to claim 9, further comprises a spacer semiconductor layer formed between said lower undoped GaInAs layer and said GaAs layer, said spacer semiconductor layer being in contact with said lower undoped GaInAs layer and in contact with said GaAs layer.
Claim 20
Dependent Claim
21 words
A field effect transistor according to claim 9, wherein said GaAs layer has carrier density of 10 18 cm -3 .
Claim 21
Dependent Claim
35 words
A field effect transistor according to claim 9, wherein a compound proportion in each of said lower and upper undoped GaInAs layers changes continuously in a direction vertical to both surfaces of said GaAs layer.
Claim 22
Dependent Claim
35 words
A field effect transistor according to claim 9, wherein a compound proportion in each of said lower and upper undoped GaInAs layers changes stepwise in a direction vertical to both surfaces of said GaAs layer.
References Cited (Backward Citations)
JPS6196769A
Cited
US4833508A
Cited
US5023674A
Cited
US4862228A
Cited
JPS63161678A
Cited
JPS6474765A
Cited
JPH02192739A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-01-29 | 1999-07-31 | 2000-01-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-01-29 | 2003-07-31 | 2004-01-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-01-29 | 2007-07-31 | 2008-01-30 | $7700.00 | Window Closed / Lapsed |