US5481755A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus and method for addressing multiple adapter cards in one operation by distributing bits of registers across the adapter cards
Assignee: International Business Machines Corp
•
Filing: 1994-05-02
•
Granted: 1996-01-02
•
Expires: 2014-05-02
Abstract
Abstract A register distributed across multiple single port adapters allows the system to operate the single port adapters identically to a single multi-port adapter. Each adapter has its own priority logic identical to the logic used on a multi-port adapter to select an individual port. The priority logic on the adapter allows the system to deselect one adapter and select another adapter in one operation. Each adapter has switch settings to allow selective control of individual bits on the system bus, which allows multiple adapters to respond to the processor simultaneously for different ports in the same manner as a multi-port adapter. By replying simultaneously, the system can use the same software to control two different hardware adapter types: single port, or multi-port.
Inventors
- 👤 Jeffrey D. Harper
- 👤 Paul W. Kalendra
- 👤 William J. Piazza
- 👤 Howard C. Tanner
- 👤 Anh Vinh
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 18:11
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/10; G06F13/12; G06F13/124; G06F13/126
Claims Analysis
Total Claims: 53
Claim 1
Independent Claim
239 words
An apparatus for separately controlling a plurality of separately addressable I/O devices in a system, and wherein each of said I/O devices has functions which are independently controllable with respect to other I/O devices; said apparatus comprising: at least one adapter interconnecting said system and each of said I/O devices, each adapter further comprising: switch selection means to indicate to each respective adapter the address associated with each I/O device connected thereto; a plurality of distributed registers, each associated with a different one of said functions, each one of said distributed registers associated with and distributed among all of said adapters and having a single system address for all of said adapters associated with said distributed register for receiving information in a single operation from a system bus relating to one of the functions of each I/O device addressed by said single system address in said single operation, each of said distributed registers being comprised of at least one bit of information from each adapter and said at least one bit of information being operative to control one of said functions of each I/O device associated with said each adapter; and means to use said information in said distributed register for said system from said single address to communicate selectively with each of said I/O devices from said single address and control one of the functions of each I/O device independently of other I/O devices in said single operation.
Claim 2
Independent Claim
239 words
An apparatus for separately controlling a plurality of separately addressable I/O devices in a system, and wherein each of said I/O devices has functions which are independently controllable with respect to other I/O devices; said apparatus comprising: at least one adapter interconnecting said system and each of said I/O devices, each adapter further comprising: switch selection means to indicate to each respective adapter the address associated with each I/O device connected thereto; a plurality of distributed registers, each associated with a different one of said functions, each one of said distributed registers associated with and distributed among all of said adapters and having a single system address for all of said adapters associated with said distributed register for receiving information in a single operation from a system bus relating to one of the functions of each I/O device addressed by said single system address in said single operation, each of said distributed registers being comprised of at least one bit of information from each adapter and said at least one bit of information being operative to control one of said functions of each I/O device associated with said each adapter; and means to use said information in said distributed register for said system from said single address to communicate selectively with each of said I/O devices from said single address and control one of the functions of each I/O device independently of other I/O devices in said single operation.
Claim 3
Dependent Claim
21 words
An apparatus, as in claim 1, further comprising: Means to select individual bus bit lines associated with a specific I/O address.
Claim 4
Dependent Claim
20 words
An apparatus, as in claim 2, further comprising: at least one register bit location to store display contrast control information.
Claim 5
Dependent Claim
20 words
An apparatus, as in claim 2, further comprising: at least one register bit location to store display backlight control information.
Claim 6
Dependent Claim
19 words
An apparatus, as in claim 2, further comprising: at least one register bit location to store display status information.
Claim 7
Dependent Claim
19 words
An apparatus, as in claim 2, further comprising: at least one register bit location to store display command information.
Claim 8
Dependent Claim
19 words
An apparatus, as in claim 2, further comprising: at least one register bit location to store display address information.
Claim 9
Dependent Claim
29 words
An apparatus, as in claim 1, further comprising: said system including a plurality of adapters, and means to determine when a given adapter is the highest priority adapter selected.
Claim 10
Dependent Claim
21 words
An apparatus, as in claim 8, further comprising: Means to select individual bus bit lines associated with a specific I/O address.
Claim 11
Dependent Claim
20 words
An apparatus, as in claim 9, further comprising: at least one register bit location to store display contrast control information.
Claim 12
Dependent Claim
20 words
An apparatus, as in claim 9, further comprising: at least one register bit location to store display backlight control information.
Claim 13
Dependent Claim
19 words
An apparatus, as in claim 9, further comprising: at least one register bit location to store display status information.
Claim 14
Dependent Claim
19 words
An apparatus, as in claim 9, further comprising: at least one register bit location to store display command information.
Claim 15
Dependent Claim
19 words
An apparatus, as in claim 9, further comprising: at least one register bit location to store display address information.
Claim 16
Independent Claim
261 words
An apparatus for separately controlling a plurality of separately addressable I/O devices in a system; said apparatus comprising: a processor; a system bus, said bus operatively connected to said processor; a plurality of separately addressable I/O devices which have functions which are independently controllable with respect to other I/O devices; at least one adapter, each adapter operatively connected to said bus and to at least one I/O device, all of said adapters further comprising: switch selection means to indicate to each respective adapter the address associated with each I/O device connected thereto; said adapters having a plurality of distributed registers, each associated with a different one of said functions, each one of said distributed registers associated with and distributed among all of said adapters and having a single system address for all of said adapters associated with said distributed register for receiving information in a single operation from a system bus relating to one of the functions of each I/O device addressed by said single system address in said single operation, each of said distributed registers being comprised of at least one bit of information from each adapter and said at least one bit of information being operative to control one of said functions of each I/O device associated with said each adapter; and, means to use said information in said distributed register from said single address for said system to communicate with each of said I/O devices from said single address and control one of the functions of each I/O device independently of other I/O devices in said single operation.
Claim 17
Independent Claim
261 words
An apparatus for separately controlling a plurality of separately addressable I/O devices in a system; said apparatus comprising: a processor; a system bus, said bus operatively connected to said processor; a plurality of separately addressable I/O devices which have functions which are independently controllable with respect to other I/O devices; at least one adapter, each adapter operatively connected to said bus and to at least one I/O device, all of said adapters further comprising: switch selection means to indicate to each respective adapter the address associated with each I/O device connected thereto; said adapters having a plurality of distributed registers, each associated with a different one of said functions, each one of said distributed registers associated with and distributed among all of said adapters and having a single system address for all of said adapters associated with said distributed register for receiving information in a single operation from a system bus relating to one of the functions of each I/O device addressed by said single system address in said single operation, each of said distributed registers being comprised of at least one bit of information from each adapter and said at least one bit of information being operative to control one of said functions of each I/O device associated with said each adapter; and, means to use said information in said distributed register from said single address for said system to communicate with each of said I/O devices from said single address and control one of the functions of each I/O device independently of other I/O devices in said single operation.
Claim 18
Dependent Claim
31 words
An apparatus, as in claim 15, further comprising: a plurality of single port adapters; and a plurality of I/O devices, each of said I/O devices associated with a respective adapter port.
Claim 19
Dependent Claim
21 words
An apparatus, as in claim 16, further comprising: means to select individual bus bit lines associated with a specific I/O address.
Claim 20
Dependent Claim
20 words
An apparatus, as in claim 17, further comprising: at least one register bit location to store display contrast control information.
Claim 21
Dependent Claim
20 words
An apparatus, as in claim 17, further comprising: at least one register bit location to store display backlight control information.
Claim 22
Dependent Claim
19 words
An apparatus, as in claim 17, further comprising: at least one register bit location to store display status information.
Claim 23
Dependent Claim
19 words
An apparatus, as in claim 17, further comprising: at least one register bit location to store display command information.
Claim 24
Dependent Claim
19 words
An apparatus, as in claim 17, further comprising: at least one register bit location to store display address information.
Claim 25
Dependent Claim
23 words
An apparatus, as in claim 16, further comprising: means to determine when a given I/O device is the highest priority I/O device selected.
Claim 26
Dependent Claim
21 words
An apparatus, as in claim 23, further comprising: means to select individual bus bit lines associated with a specific I/O address.
Claim 27
Dependent Claim
20 words
An apparatus, as in claim 24, further comprising: at least one register bit location to store display contrast control information.
Claim 28
Dependent Claim
20 words
An apparatus, as in claim 24, further comprising: at least one register bit location to store display backlight control information.
Claim 29
Dependent Claim
19 words
An apparatus, as in claim 24, further comprising: at least one register bit location to store display status information.
Claim 30
Dependent Claim
19 words
An apparatus, as in claim 24, further comprising: at least one register bit location to store display command information.
Claim 31
Dependent Claim
19 words
An apparatus, as in claim 24, further comprising: at least one register bit location to store display address information.
Claim 32
Dependent Claim
37 words
An apparatus, as in claim 15, further comprising: at least one single port adapter; and at least one multi-port adapter; and a plurality of I/O devices, each of the I/O devices associated with a respective adapter port.
Claim 33
Dependent Claim
21 words
An apparatus, as in claim 30, further comprising: means to select individual bus bit lines associated with a specific I/O address.
Claim 34
Dependent Claim
20 words
An apparatus, as in claim 31, further comprising: at least one register bit location to store display contrast control information.
Claim 35
Dependent Claim
20 words
An apparatus, as in claim 31, further comprising: at least one register bit location to store display backlight control information.
Claim 36
Dependent Claim
19 words
An apparatus, as in claim 31, further comprising: at least one register bit location to store display status information.
Claim 37
Dependent Claim
19 words
An apparatus, as in claim 31, further comprising: at least one register bit location to store display command information.
Claim 38
Dependent Claim
19 words
An apparatus, as in claim 31, further comprising: at least one register bit location to store display address information.
Claim 39
Dependent Claim
20 words
An apparatus, as in claim 30, further comprising: means to determine when the adapter is the highest priority adapter selected.
Claim 40
Dependent Claim
21 words
An apparatus, as in claim 37, further comprising: means to select individual bus bit lines associated with a specific I/O address.
Claim 41
Dependent Claim
20 words
An apparatus, as in claim 38, further comprising: at least one register bit location to store display contrast control information.
Claim 42
Dependent Claim
20 words
An apparatus, as in claim 38, further comprising: at least one register bit location to store display backlight control information.
Claim 43
Dependent Claim
19 words
An apparatus, as in claim 38, further comprising: at least one register bit location to store display status information.
Claim 44
Dependent Claim
19 words
An apparatus, as in claim 38, further comprising: at least one register bit location to store display command information.
Claim 45
Dependent Claim
19 words
An apparatus, as in claim 38, further comprising: at least one register bit location to store display address information.
Claim 46
Independent Claim
243 words
A method for controlling a plurality of separately addressable I/O devices in a system and wherein each of said I/O devices has functions which are independently controllable with respect to the other I/O devices; said method including the steps of: providing at least one adapter; providing a plurality of distributed registers, each associated with a different one of said functions, each one of said distributed registers associated with and distributed among all of said adapters and having a single system address for all of said adapters associated with said distributed register to receive information in a single operation relating to one of the functions of said I/O devices, each of said distributed registers being comprised of at least one bit of information from each adapter and said at least one bit of information being operative to control one of said functions of each I/O device associated with said each adapter; setting address selection means in all of said adapters to indicate to each of said adapters the address of an I/O device associated therewith; sending and receiving information from a system to said distributed register in said adapters in a single operation relating to all of said I/O devices addressed by said single system address; and using said information to communicate with each of said I/O devices from said single system address in said single operation and control the functions of each I/O device independently of other I/O devices in said single operation.
Claim 47
Independent Claim
243 words
A method for controlling a plurality of separately addressable I/O devices in a system and wherein each of said I/O devices has functions which are independently controllable with respect to the other I/O devices; said method including the steps of: providing at least one adapter; providing a plurality of distributed registers, each associated with a different one of said functions, each one of said distributed registers associated with and distributed among all of said adapters and having a single system address for all of said adapters associated with said distributed register to receive information in a single operation relating to one of the functions of said I/O devices, each of said distributed registers being comprised of at least one bit of information from each adapter and said at least one bit of information being operative to control one of said functions of each I/O device associated with said each adapter; setting address selection means in all of said adapters to indicate to each of said adapters the address of an I/O device associated therewith; sending and receiving information from a system to said distributed register in said adapters in a single operation relating to all of said I/O devices addressed by said single system address; and using said information to communicate with each of said I/O devices from said single system address in said single operation and control the functions of each I/O device independently of other I/O devices in said single operation.
Claim 48
Dependent Claim
22 words
A method, as in claim 44, including the further steps of: selecting individual bus bit lines associated with a specific I/O address.
Claim 49
Dependent Claim
24 words
A method, as in claim 45, including the further steps of: storing display contrast information in at least one of the register bit locations.
Claim 50
Dependent Claim
25 words
A method, as in claim 45, including the further steps of: storing display backlight control information in at least one of the register bit locations.
Claim 51
Dependent Claim
24 words
A method, as in claim 45, including the further steps of: storing display status information in at least one of the register bit locations.
Claim 52
Dependent Claim
24 words
A method, as in claim 45, including the further steps of: storing display command information in at least one of the register bit locations.
Claim 53
Dependent Claim
23 words
A method, as in claim 45, including the further steps of: storing display address information in at least one of the register locations.
References Cited (Backward Citations)
US3728693A
Cited
US4438432A
Cited
US4373181A
Cited
US4849931A
Cited
US4703420A
Cited
US4757441A
Cited
US4704697A
Cited
US4958915A
Cited
US4965559A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-01-01 | 1999-07-03 | 2000-01-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-01-01 | 2003-07-03 | 2004-01-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-01-01 | 2007-07-03 | 2008-01-02 | $7700.00 | Window Closed / Lapsed |