← Back to Patent Explorer
US5481210A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for controlling clock frequency of a digital logic semiconductor according to temperature

Assignee: Aumovio Microelectronic GmbH
•
Filing: 1994-11-09
•
Granted: 1996-01-02
•
Expires: 2014-11-09
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for operating a digital logic semiconductor component, wherein: the logic semiconductor component is operated in several operational modes at respective fixed clock cycles depending on environmental temperatures; each operational mode is allocated a respective clock cycle with, in each case, a different clock frequency; each operational mode is allocated a respective temperature-dependent limit value with, in each case, a different limit temperature which when reached causes a change of operational mode to occur; and, when changing to an operational mode with a higher limit temperature, the clock frequency is reduced, and when changing to an operational mode with a lower limit temperature, the clock frequency is increased.

Inventors

  • 👤 Michael Genzel

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 11:16
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/003; H03K19/00369; G; G06; G06F; G06F1/00; G06F1/04; G06F1/06; G06F1/08; G06F1/16; G06F1/20; G06F1/206

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 125 words
Method for operating a digital logic semiconductor component, where: (a) depending on environmental temperature (T U ), logic semiconductor component (1) may be operated in several operational modes M at respective fixed clock cycles, (b) each operational mode (M) is allocated a respective clock cycle (TA) with a different clock frequency (f), (c) each operational mode (M) is allocated a temperature dependent limit value and for each value a respective different limit temperature (T G ), which when reached causes a change in the operational mode (M), and (d) the clock frequency (f) is reduced when changing to an operational mode (M) with increased limit temperature (T G ), and increased when changing to an operational mode (M) with lower limit temperature (T G ).
Claim 2
Dependent Claim 125 words
Method for operating a digital logic semiconductor component, where: (a) depending on environmental temperature (T U ), logic semiconductor component (1) may be operated in several operational modes M at respective fixed clock cycles, (b) each operational mode (M) is allocated a respective clock cycle (TA) with a different clock frequency (f), (c) each operational mode (M) is allocated a temperature dependent limit value and for each value a respective different limit temperature (T G ), which when reached causes a change in the operational mode (M), and (d) the clock frequency (f) is reduced when changing to an operational mode (M) with increased limit temperature (T G ), and increased when changing to an operational mode (M) with lower limit temperature (T G ).
Claim 3
Dependent Claim 40 words
Method in accordance with claim 1, wherein the clock cycles (TA) of the operational modes (M) are generated by an oscillator (3) which applies a clock signal (TS) of the relevant clock frequency (f) to the logic semiconductor component (1).
Claim 4
Dependent Claim 53 words
Method in accordance with claim 1, wherein the logic semiconductor component (1) initiates a change of operational mode (M) by means of a switching signal (US), and wherein this switching signal (US) is applied to a circuit link (2) which is bidirectionally connected to the logic semiconductor component (1) and the oscillator (3).
Claim 5
Dependent Claim 24 words
Method in accordance with claim 3, wherein, on change of operational mode (M), circuit link (2) effects a ramp synchronous switchover of clock frequency.
Claim 6
Dependent Claim 34 words
Method in accordance with claim 1, wherein the limit temperature (T G ) of an operational mode (M) will be selected in relation to the relevant clock frequency (f) of this operational mode (M).
Claim 7
Dependent Claim 39 words
Method in accordance with claim 5, wherein the limit temperature (T G ) is selected to be the same as the maximum permissible environmental temperature (T U ) for the relevant clock frequency (f) of the operational mode (M).
Claim 8
Dependent Claim 25 words
Method in accordance with claim 1, wherein the logic semiconductor component (1) is operated in two different operational modes (M) with different clock frequencies (f).
Claim 9
Dependent Claim 86 words
Method in accordance with claim 7, wherein these two operational modes (M) are defined as a normal mode (M N ) and a high temperature mode (M H ), and wherein changeover from the normal mode (M N ) with the higher clock frequency (f N ) to the high temperature mode (M H ) with the lower clock frequency (f H ) occurs at a limit temperature (T G ) depending on the clock frequency (f N ) of the normal mode (M N ).
Claim 10
Dependent Claim 22 words
Method in accordance with claim 1, wherein used for operating a microcontroller (1) used for controlling devices (4) in motor vehicle applications.
Claim 11
Dependent Claim 53 words
Method in accordance with claim 2, wherein the logic semiconductor component (1) initiates a change of operational mode (M) by means of a switching signal (US), and wherein this switching signal (US) is applied to a circuit link (2) which is bidirectionally connected to the logic semiconductor component (1) and the oscillator (3).
Claim 12
Dependent Claim 25 words
Method in accordance with claim 10, wherein, on change of operational mode (M), circuit link (2) effects a ramp synchronous switchover of the clock frequency.

References Cited (Backward Citations)

US3725789A Cited
US3938316A Cited
US3835458A Cited
JPS6043852A Cited
US4710648A Cited
JPH044605A Cited
JPH04307964A Cited
JPH0514175A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-01-01 1999-07-03 2000-01-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-01-01 2003-07-03 2004-01-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-01-01 2007-07-03 2008-01-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag